mirror of
https://github.com/torvalds/linux.git
synced 2026-05-25 07:33:19 +02:00
drm/amd/display: Update IPS sequential_ono requirement checks
[why & how] ASICs that require special RCG/PG programming are determined based on hw_internal_rev. Update these checks to properly include all such ASICs. Reviewed-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com> Signed-off-by: Ovidiu Bunea <Ovidiu.Bunea@amd.com> Signed-off-by: Ray Wu <ray.wu@amd.com> Tested-by: Daniel Wheeler <daniel.wheeler@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
da072da2c8
commit
b4db797117
|
|
@ -138,7 +138,7 @@ bool dpp35_construct(
|
|||
dpp->base.funcs = &dcn35_dpp_funcs;
|
||||
|
||||
// w/a for cursor memory stuck in LS by programming DISPCLK_R_GATE_DISABLE, limit w/a to some ASIC revs
|
||||
if (dpp->base.ctx->asic_id.hw_internal_rev <= 0x10)
|
||||
if (dpp->base.ctx->asic_id.hw_internal_rev < 0x40)
|
||||
dpp->dispclk_r_gate_disable = true;
|
||||
return ret;
|
||||
}
|
||||
|
|
|
|||
|
|
@ -1903,7 +1903,7 @@ static bool dcn35_resource_construct(
|
|||
dc->caps.max_disp_clock_khz_at_vmin = 650000;
|
||||
|
||||
/* Sequential ONO is based on ASIC. */
|
||||
if (dc->ctx->asic_id.hw_internal_rev > 0x10)
|
||||
if (dc->ctx->asic_id.hw_internal_rev >= 0x40)
|
||||
dc->caps.sequential_ono = true;
|
||||
|
||||
/* Use pipe context based otg sync logic */
|
||||
|
|
|
|||
|
|
@ -1876,7 +1876,7 @@ static bool dcn36_resource_construct(
|
|||
dc->caps.max_disp_clock_khz_at_vmin = 650000;
|
||||
|
||||
/* Sequential ONO is based on ASIC. */
|
||||
if (dc->ctx->asic_id.hw_internal_rev > 0x10)
|
||||
if (dc->ctx->asic_id.hw_internal_rev >= 0x40)
|
||||
dc->caps.sequential_ono = true;
|
||||
|
||||
/* Use pipe context based otg sync logic */
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user