github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-05-28 09:04:39 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

arm64: dts: imx952-evk: Add flexcan support

Browse Source 
Add flexcan support, since flexcan1 share pins with PDM,
default disable flexcan1.

Signed-off-by: Haibo Chen <haibo.chen@nxp.com>
Signed-off-by: Peng Fan <peng.fan@nxp.com>
Reviewed-by: Daniel Baluta <daniel.baluta@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
This commit is contained in:
Haibo Chen 2026-01-11 20:40:15 +08:00 committed by Shawn Guo
parent 13b56cf38f
commit aef607803e
1 changed files with 45 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

45
arch/arm64/boot/dts/freescale/imx952-evk.dts
View File

@ -64,6 +64,22 @@ linux_cma: linux,cma {
};
};
flexcan1_phy: can-phy0 {
compatible = "nxp,tjr1443";
#phy-cells = <0>;
max-bitrate = <8000000>;
enable-gpios = <&pcal6416 6 GPIO_ACTIVE_HIGH>;
standby-gpios = <&pcal6416 5 GPIO_ACTIVE_LOW>;
};
flexcan2_phy: can-phy1 {
compatible = "nxp,tjr1443";
#phy-cells = <0>;
max-bitrate = <8000000>;
enable-gpios = <&i2c4_pcal6408 4 GPIO_ACTIVE_HIGH>;
standby-gpios = <&i2c4_pcal6408 3 GPIO_ACTIVE_LOW>;
};
reg_3p3v: regulator-3p3v {
compatible = "regulator-fixed";
regulator-max-microvolt = <3300000>;
@ -108,6 +124,21 @@ reg_usb_vbus: regulator-vbus {
};
/* pin conflict with PDM */
&flexcan1 {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_flexcan1>;
phys = <&flexcan1_phy>;
status = "disabled";
};
&flexcan2 {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_flexcan2>;
phys = <&flexcan2_phy>;
status = "okay";
};
&lpi2c2 {
clock-frequency = <400000>;
pinctrl-names = "default";
@ -340,6 +371,20 @@ &wdog3 {
};
&scmi_iomuxc {
pinctrl_flexcan1: flexcan1grp {
fsl,pins = <
IMX952_PAD_PDM_CLK__AONMIX_TOP_CAN1_TX 0x39e
IMX952_PAD_PDM_BIT_STREAM0__AONMIX_TOP_CAN1_RX 0x39e
>;
};
pinctrl_flexcan2: flexcan2grp {
fsl,pins = <
IMX952_PAD_GPIO_IO25__WAKEUPMIX_TOP_CAN2_TX 0x39e
IMX952_PAD_GPIO_IO27__WAKEUPMIX_TOP_CAN2_RX 0x39e
>;
};
pinctrl_lpi2c2: lpi2c2grp {
fsl,pins = <
IMX952_PAD_I2C2_SCL__AONMIX_TOP_LPI2C2_SCL 0x40000b9e