github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-09-22 04:34:03 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

drm/amd/pm: smu_v14_0_0: add SMU_DCEFCLK support in DPM frequency queries

Browse Source 
Add SMU_DCEFCLK case to smu_v14_0_1_get_dpm_freq_by_index and
smu_v14_0_0_get_dpm_freq_by_index using DcfClocks[] with
NumDcfClkLevelsEnabled bounds check. Add matching case in both
get_dpm_level_count functions.

Add SMU_DCEFCLK case in emit_clk_levels to list DCEF DPM levels.
No * marker is emitted since SmuMetrics_t has no DcfclkFrequency
field (same firmware limitation as Phoenix).

Without this, pp_dpm_dcefclk reports N/A on Strix Halo.

Signed-off-by: Priya Hosur <Priya.Hosur@amd.com>
Acked-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
Priya Hosur 2026-06-04 18:34:18 +05:30 committed by Alex Deucher
parent 19d408ea19
commit ae60a2b05f
1 changed files with 28 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

28
drivers/gpu/drm/amd/pm/swsmu/smu14/smu_v14_0_0_ppt.c
View File

@ -734,6 +734,11 @@ static int smu_v14_0_1_get_dpm_freq_by_index(struct smu_context *smu,
return -EINVAL;
*freq = clk_table->FclkClocks_Freq[dpm_level];
break;
case SMU_DCEFCLK:
if (dpm_level >= clk_table->NumDcfClkLevelsEnabled)
return -EINVAL;
*freq = clk_table->DcfClocks[dpm_level];
break;
default:
return -EINVAL;
}
@ -778,6 +783,11 @@ static int smu_v14_0_0_get_dpm_freq_by_index(struct smu_context *smu,
return -EINVAL;
*freq = clk_table->FclkClocks_Freq[dpm_level];
break;
case SMU_DCEFCLK:
if (dpm_level >= clk_table->NumDcfClkLevelsEnabled)
return -EINVAL;
*freq = clk_table->DcfClocks[dpm_level];
break;
default:
return -EINVAL;
}
@ -1141,6 +1151,9 @@ static int smu_v14_0_1_get_dpm_level_count(struct smu_context *smu,
case SMU_FCLK:
*count = clk_table->NumFclkLevelsEnabled;
break;
case SMU_DCEFCLK:
*count = clk_table->NumDcfClkLevelsEnabled;
break;
default:
break;
}
@ -1170,6 +1183,9 @@ static int smu_v14_0_0_get_dpm_level_count(struct smu_context *smu,
case SMU_FCLK:
*count = clk_table->NumFclkLevelsEnabled;
break;
case SMU_DCEFCLK:
*count = clk_table->NumDcfClkLevelsEnabled;
break;
default:
break;
}
@ -1236,6 +1252,18 @@ static int smu_v14_0_0_emit_clk_levels(struct smu_context *smu,
cur_value == value ? "*" : "");
}
break;
case SMU_DCEFCLK:
ret = smu_v14_0_common_get_dpm_level_count(smu, clk_type, &count);
if (ret)
return ret;
for (i = 0; i < count; i++) {
ret = smu_v14_0_common_get_dpm_freq_by_index(smu, clk_type, i, &value);
if (ret)
return ret;
size += sysfs_emit_at(buf, size, "%d: %uMhz\n", i, value);
}
break;
case SMU_GFXCLK:
case SMU_SCLK:
ret = smu_v14_0_0_get_current_clk_freq(smu, clk_type, &cur_value);