mirror of
https://github.com/torvalds/linux.git
synced 2026-05-13 00:28:54 +02:00
declance: Include the offending address with DMA errors
The address latched in the I/O ASIC LANCE DMA Pointer Register uses the TURBOchannel bus address encoding and therefore bits 33:29 of location referred occupy bits 4:0, bits 28:2 are left-shifted by 3, and bits 1:0 are hardwired to zero. In reality no TURBOchannel system exceeds 1GiB of RAM though, so the address reported will always fit in 8 hex digits. Signed-off-by: Maciej W. Rozycki <macro@orcam.me.uk> Link: https://patch.msgid.link/alpine.DEB.2.21.2603291839220.60268@angie.orcam.me.uk Signed-off-by: Jakub Kicinski <kuba@kernel.org>
This commit is contained in:
parent
ee769323b1
commit
aae5efaeb8
|
|
@ -726,8 +726,10 @@ static void lance_tx(struct net_device *dev)
|
|||
static irqreturn_t lance_dma_merr_int(int irq, void *dev_id)
|
||||
{
|
||||
struct net_device *dev = dev_id;
|
||||
u64 ldp = ioasic_read(IO_REG_LANCE_DMA_P);
|
||||
|
||||
pr_err_ratelimited("%s: DMA error\n", dev->name);
|
||||
pr_err_ratelimited("%s: DMA error at %#010llx\n", dev->name,
|
||||
(ldp & 0x1f) << 29 | (ldp & 0xffffffe0) >> 3);
|
||||
return IRQ_HANDLED;
|
||||
}
|
||||
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user