github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-09-24 06:24:02 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

ARM: dts: renesas: r9a06g032: Describe SPI controllers

Browse Source 
Add nodes for the 6 SPI controllers of the Renesas RZ/N1D SoC.
The first 4 can only be controllers, the latter 2 can only be targets.
DMA nodes are not added yet because DMA needs some extra code in the
drivers and cannot be tested yet.  Basic FIFO mode works reliably,
though.

Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
Tested-by: Herve Codina <herve.codina@bootlin.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20260626180326.9593-4-wsa+renesas@sang-engineering.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
This commit is contained in:
Wolfram Sang 2026-06-26 20:03:24 +02:00 committed by Geert Uytterhoeven
parent 7589467672
commit a91b23a9d0
1 changed files with 84 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

84
arch/arm/boot/dts/renesas/r9a06g032.dtsi
View File

@ -563,6 +563,90 @@ gic: interrupt-controller@44101000 {
<GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>;
};
/* Controller only */
spi1: spi@50005000 {
compatible = "renesas,r9a06g032-spi", "renesas,rzn1-spi";
reg = <0x50005000 0x200>;
interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&sysctrl R9A06G032_CLK_SPI0>, <&sysctrl R9A06G032_HCLK_SPI0>;
clock-names = "ssi_clk", "pclk";
power-domains = <&sysctrl>;
num-cs = <4>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
/* Controller only */
spi2: spi@50006000 {
compatible = "renesas,r9a06g032-spi", "renesas,rzn1-spi";
reg = <0x50006000 0x200>;
interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&sysctrl R9A06G032_CLK_SPI1>, <&sysctrl R9A06G032_HCLK_SPI1>;
clock-names = "ssi_clk", "pclk";
power-domains = <&sysctrl>;
num-cs = <4>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
/* Controller only */
spi3: spi@50007000 {
compatible = "renesas,r9a06g032-spi", "renesas,rzn1-spi";
reg = <0x50007000 0x200>;
interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&sysctrl R9A06G032_CLK_SPI2>, <&sysctrl R9A06G032_HCLK_SPI2>;
clock-names = "ssi_clk", "pclk";
power-domains = <&sysctrl>;
num-cs = <4>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
/* Controller only */
spi4: spi@50008000 {
compatible = "renesas,r9a06g032-spi", "renesas,rzn1-spi";
reg = <0x50008000 0x200>;
interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&sysctrl R9A06G032_CLK_SPI3>, <&sysctrl R9A06G032_HCLK_SPI3>;
clock-names = "ssi_clk", "pclk";
power-domains = <&sysctrl>;
num-cs = <4>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
/* Target only */
spi5: spi@50009000 {
compatible = "renesas,r9a06g032-spi", "renesas,rzn1-spi";
reg = <0x50009000 0x200>;
interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&sysctrl R9A06G032_CLK_SPI4>, <&sysctrl R9A06G032_HCLK_SPI4>;
clock-names = "ssi_clk", "pclk";
power-domains = <&sysctrl>;
spi-slave;
#address-cells = <0>;
#size-cells = <0>;
status = "disabled";
};
/* Target only */
spi6: spi@5000a000 {
compatible = "renesas,r9a06g032-spi", "renesas,rzn1-spi";
reg = <0x5000a000 0x200>;
interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&sysctrl R9A06G032_CLK_SPI5>, <&sysctrl R9A06G032_HCLK_SPI5>;
clock-names = "ssi_clk", "pclk";
power-domains = <&sysctrl>;
spi-slave;
#address-cells = <0>;
#size-cells = <0>;
status = "disabled";
};
/*
* The GPIO mapping to the corresponding pins is not obvious.
* See the hardware documentation for details.