mirror of
https://github.com/torvalds/linux.git
synced 2026-07-27 17:47:41 +02:00
dt-bindings: memory: renesas,rzg3e-xspi: Add RZ/T2H and RZ/N2H support
Document xSPI controller found on the Renesas RZ/T2H and RZ/N2H SoCs. The xSPI IP on these SoCs is identical to that found on the RZ/G3E SoC. The RZ/G3E HW manual (Rev.1.15) references bridge channel 1 and its bits, however the hardware actually supports only a single bridge channel (channel 0), matching the RZ/T2H design. The references to channel 1 and its configuration bits will be corrected in a future revision of the HW manual. Update clock/reset constraints to handle the SoC differences. Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com> Link: https://patch.msgid.link/20260515115202.1515577-2-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
This commit is contained in:
parent
83c1d176fb
commit
a6954060ad
|
|
@ -30,6 +30,8 @@ properties:
|
|||
- enum:
|
||||
- renesas,r9a09g056-xspi # RZ/V2N
|
||||
- renesas,r9a09g057-xspi # RZ/V2H(P)
|
||||
- renesas,r9a09g077-xspi # RZ/T2H
|
||||
- renesas,r9a09g087-xspi # RZ/N2H
|
||||
- const: renesas,r9a09g047-xspi
|
||||
|
||||
reg:
|
||||
|
|
@ -53,28 +55,38 @@ properties:
|
|||
- const: err_pulse
|
||||
|
||||
clocks:
|
||||
items:
|
||||
- description: AHB clock
|
||||
- description: AXI clock
|
||||
- description: SPI clock
|
||||
- description: Double speed SPI clock
|
||||
oneOf:
|
||||
- items:
|
||||
- description: AHB clock
|
||||
- description: AXI clock
|
||||
- description: SPI clock
|
||||
- description: Double speed SPI clock
|
||||
- items:
|
||||
- description: AHB clock
|
||||
- description: SPI clock
|
||||
|
||||
clock-names:
|
||||
items:
|
||||
- const: ahb
|
||||
- const: axi
|
||||
- const: spi
|
||||
- const: spix2
|
||||
oneOf:
|
||||
- items:
|
||||
- const: ahb
|
||||
- const: axi
|
||||
- const: spi
|
||||
- const: spix2
|
||||
- items:
|
||||
- const: ahb
|
||||
- const: spi
|
||||
|
||||
power-domains:
|
||||
maxItems: 1
|
||||
|
||||
resets:
|
||||
minItems: 1
|
||||
items:
|
||||
- description: Hardware reset
|
||||
- description: AXI reset
|
||||
|
||||
reset-names:
|
||||
minItems: 1
|
||||
items:
|
||||
- const: hresetn
|
||||
- const: aresetn
|
||||
|
|
@ -109,6 +121,34 @@ required:
|
|||
- '#address-cells'
|
||||
- '#size-cells'
|
||||
|
||||
if:
|
||||
properties:
|
||||
compatible:
|
||||
contains:
|
||||
enum:
|
||||
- renesas,r9a09g077-xspi
|
||||
- renesas,r9a09g087-xspi
|
||||
then:
|
||||
properties:
|
||||
clocks:
|
||||
maxItems: 2
|
||||
clock-names:
|
||||
maxItems: 2
|
||||
resets:
|
||||
maxItems: 1
|
||||
reset-names:
|
||||
maxItems: 1
|
||||
else:
|
||||
properties:
|
||||
clocks:
|
||||
minItems: 4
|
||||
clock-names:
|
||||
minItems: 4
|
||||
resets:
|
||||
minItems: 2
|
||||
reset-names:
|
||||
minItems: 2
|
||||
|
||||
unevaluatedProperties: false
|
||||
|
||||
examples:
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user