mirror of
https://github.com/torvalds/linux.git
synced 2026-05-30 18:13:41 +02:00
dt-bindings: riscv: add Zaamo and Zalrsc ISA extension description
Add description for the Zaamo and Zalrsc ISA extension[1]. Link: https://github.com/riscv/riscv-zaamo-zalrsc [1] Signed-off-by: Clément Léger <cleger@rivosinc.com> Acked-by: Conor Dooley <conor.dooley@microchip.com> Link: https://lore.kernel.org/r/20240619153913.867263-2-cleger@rivosinc.com Signed-off-by: Alexandre Ghiti <alexghiti@rivosinc.com>
This commit is contained in:
parent
67a5ba8f74
commit
a65e0f67da
|
|
@ -224,6 +224,12 @@ properties:
|
|||
as ratified at commit 4a69197e5617 ("Update to ratified state") of
|
||||
riscv-svvptc.
|
||||
|
||||
- const: zaamo
|
||||
description: |
|
||||
The standard Zaamo extension for atomic memory operations as
|
||||
ratified at commit e87412e621f1 ("integrate Zaamo and Zalrsc text
|
||||
(#1304)") of the unprivileged ISA specification.
|
||||
|
||||
- const: zabha
|
||||
description: |
|
||||
The Zabha extension for Byte and Halfword Atomic Memory Operations
|
||||
|
|
@ -236,6 +242,12 @@ properties:
|
|||
is supported as ratified at commit 5059e0ca641c ("update to
|
||||
ratified") of the riscv-zacas.
|
||||
|
||||
- const: zalrsc
|
||||
description: |
|
||||
The standard Zalrsc extension for load-reserved/store-conditional as
|
||||
ratified at commit e87412e621f1 ("integrate Zaamo and Zalrsc text
|
||||
(#1304)") of the unprivileged ISA specification.
|
||||
|
||||
- const: zawrs
|
||||
description: |
|
||||
The Zawrs extension for entering a low-power state or for trapping
|
||||
|
|
@ -718,6 +730,13 @@ properties:
|
|||
const: zfbfmin
|
||||
- contains:
|
||||
const: zvfbfmin
|
||||
# Zacas depends on Zaamo
|
||||
- if:
|
||||
contains:
|
||||
const: zacas
|
||||
then:
|
||||
contains:
|
||||
const: zaamo
|
||||
|
||||
allOf:
|
||||
# Zcf extension does not exist on rv64
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user