mirror of
https://github.com/torvalds/linux.git
synced 2026-06-05 13:06:59 +02:00
arm64: dts: r8a7795: Add missing properties to CA57 L2 cache node
Add the missing "cache-unified" and "cache-level" properties to the Cortex-A57 cache-controller node. Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Acked-by: Dirk Behme <dirk.behme@de.bosch.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
parent
52b541abbc
commit
a528b4bf1a
|
|
@ -68,6 +68,8 @@ a57_3: cpu@3 {
|
|||
|
||||
L2_CA57: cache-controller@0 {
|
||||
compatible = "cache";
|
||||
cache-unified;
|
||||
cache-level = <2>;
|
||||
};
|
||||
|
||||
extal_clk: extal {
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user