github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-05-12 16:18:45 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity

dt-bindings: dpll: add ref-sync-sources property

Browse Source 
Add ref-sync-sources phandle-array property to the dpll-pin schema
allowing board designers to declare which input pins can serve as
sync sources in a Reference-Sync pair.  A Ref-Sync pair consists of
a clock reference and a low-frequency sync signal where the DPLL locks
to the clock but phase-aligns to the sync reference.

Update both examples in the Microchip ZL3073x binding to demonstrate
the new property with a 1 PPS sync source paired to a clock source.

Reviewed-by: Petr Oros <poros@redhat.com>
Reviewed-by: Prathosh Satish <Prathosh.Satish@microchip.com>
Reviewed-by: Rob Herring (Arm) <robh@kernel.org>
Signed-off-by: Ivan Vecera <ivecera@redhat.com>
Link: https://patch.msgid.link/20260408102716.443099-5-ivecera@redhat.com
Signed-off-by: Jakub Kicinski <kuba@kernel.org>
This commit is contained in:
Ivan Vecera 2026-04-08 12:27:15 +02:00 committed by Jakub Kicinski
parent 63009eb92b
commit a1a702090d
2 changed files with 36 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
Documentation/devicetree/bindings/dpll/dpll-pin.yaml
View File

@ -36,6 +36,19 @@ properties:
description: String exposed as the pin board label
$ref: /schemas/types.yaml#/definitions/string
ref-sync-sources:
description: |
List of phandles to input pins that can serve as the sync source
in a Reference-Sync pair with this pin acting as the clock source.
A Ref-Sync pair consists of a clock reference and a low-frequency
sync signal. The DPLL locks to the clock reference but
phase-aligns to the sync reference.
Only valid for input pins. Each referenced pin must be a
different input pin on the same device.
$ref: /schemas/types.yaml#/definitions/phandle-array
items:
maxItems: 1
supported-frequencies-hz:
description: List of supported frequencies for this pin, expressed in Hz.

30
Documentation/devicetree/bindings/dpll/microchip,zl30731.yaml
View File

@ -52,11 +52,19 @@ examples:
#address-cells = <1>;
#size-cells = <0>;
pin@0 { /* REF0P */
sync0: pin@0 { /* REF0P - 1 PPS sync source */
reg = <0>;
connection-type = "ext";
label = "Input 0";
supported-frequencies-hz = /bits/ 64 <1 1000>;
label = "SMA1";
supported-frequencies-hz = /bits/ 64 <1>;
};
pin@1 { /* REF0N - clock source, can pair with sync0 */
reg = <1>;
connection-type = "ext";
label = "SMA2";
supported-frequencies-hz = /bits/ 64 <10000 10000000>;
ref-sync-sources = <&sync0>;
};
};
@ -90,11 +98,19 @@ examples:
#address-cells = <1>;
#size-cells = <0>;
pin@0 { /* REF0P */
sync1: pin@0 { /* REF0P - 1 PPS sync source */
reg = <0>;
connection-type = "ext";
label = "Input 0";
supported-frequencies-hz = /bits/ 64 <1 1000>;
connection-type = "gnss";
label = "GNSS_1PPS_IN";
supported-frequencies-hz = /bits/ 64 <1>;
};
pin@1 { /* REF0N - clock source */
reg = <1>;
connection-type = "gnss";
label = "GNSS_10M_IN";
supported-frequencies-hz = /bits/ 64 <10000000>;
ref-sync-sources = <&sync1>;
};
};