mirror of
https://github.com/torvalds/linux.git
synced 2026-05-25 23:52:08 +02:00
dt-bindings: interrupt-controller: renesas,rzv2h-icu: Document RZ/G3E SoC
Document RZ/G3E (R9A09G047) ICU bindings. The ICU block on the RZ/G3E SoC is almost identical to the one found on the RZ/V2H SoC, with the following differences: - The TINT register base offset is 0x800 instead of zero. - The number of supported GPIO interrupts for TINT selection is 141 instead of 86. - The pin index and TINT selection index are not in the 1:1 map - The number of TSSR registers is 16 instead of 8 - Each TSSR register can program 2 TINTs instead of 4 TINTs Hence add the new compatible string "renesas,r9a09g047-icu" for RZ/G3E SoC. Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com> Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Fabrizio Castro <fabrizio.castro.jz@renesas.com> Reviewed-by: Tommaso Merciai <tommaso.merciai.xr@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Acked-by: Rob Herring (Arm) <robh@kernel.org> Link: https://lore.kernel.org/all/20250224131253.134199-2-biju.das.jz@bp.renesas.com
This commit is contained in:
parent
0edaa4593e
commit
9d245214b6
|
|
@ -4,7 +4,7 @@
|
|||
$id: http://devicetree.org/schemas/interrupt-controller/renesas,rzv2h-icu.yaml#
|
||||
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||
|
||||
title: Renesas RZ/V2H(P) Interrupt Control Unit
|
||||
title: Renesas RZ/{G3E,V2H(P)} Interrupt Control Unit
|
||||
|
||||
maintainers:
|
||||
- Fabrizio Castro <fabrizio.castro.jz@renesas.com>
|
||||
|
|
@ -20,7 +20,9 @@ description:
|
|||
|
||||
properties:
|
||||
compatible:
|
||||
const: renesas,r9a09g057-icu # RZ/V2H(P)
|
||||
enum:
|
||||
- renesas,r9a09g047-icu # RZ/G3E
|
||||
- renesas,r9a09g057-icu # RZ/V2H(P)
|
||||
|
||||
'#interrupt-cells':
|
||||
description: The first cell is the SPI number of the NMI or the
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user