Update Amlogic meson8 bindings:

- Update meson8's bindings to take a reference to the crytal clock
    from DT
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCAAdFiEE9OFZrhjz9W1fG7cb5vwPHDfy2oUFAl3xPxoACgkQ5vwPHDfy
 2oXTKg/+O+ilWsC5VslFhXqvENliXgo+n2wnlVNtqdjUItiW5axMsd+UhvosjZX8
 EQToPhJ+CJ7on11TGB440rVbtiwx7DU6mXmVHLWg1FS2iu56anL49IdLrlA45/2q
 Hn2NWxEPFJdDrYSJ7cFFe/hju3lSRrGksMURVGn4RiKctUN6MMiIY06UksWk1kye
 I7iH2V8mRhX/4Gz9boM+FzQIZCWjKcM7O9HIBv/UrRwluI0lPw4M2fGmhIZq1SVl
 mIM6em75CPv8TK/lvNhEkV/RkUVNJw9/wwPQnpLxV2mp0VqLy3Oo13yjp6IrPaoR
 FErQ5mRGeN/UZgmaP/5q47/CBJujOEIBaSZLWxrAtoWPLj5E8NKziVHRRwqelZWW
 u0p5oQcDTFzh9RHZssurFBNRrahN6yMQJRRy/7KkDd+BJ+fYCb57P8vBKWoXMDc0
 kXoSHCzEHHfyfR1KuBdQ8cJwiT4ztA7wMrK7feXO8w/Q5YKF4mgg0Y7gXQ4wbenO
 VsrkgNLJYlJRB9nP9UIJVh4zvkOEXzYAat9Wn5orwoqkOE6XguvB+QnsTcDLm7A6
 dsiywKvZlmI1Rn23Cy0WOPFA9qFB+SUsXzv5gjMhARr3yRaqTnCrxcIbvbHdjPL3
 E0gt6cS5XmzrOKoNJR0aNQDp43+ihh7+GenVixDL//dyVkd01js=
 =mXnm
 -----END PGP SIGNATURE-----

Merge tag 'clk-meson-dt-v5.6-1' of https://github.com/BayLibre/clk-meson into v5.6/dt

Update Amlogic meson8 bindings:
 - Update meson8's bindings to take a reference to the crytal clock
   from DT

* tag 'clk-meson-dt-v5.6-1' of https://github.com/BayLibre/clk-meson:
  dt-bindings: clock: meson8b: add the clock inputs
  dt-bindings: clock: add the Amlogic Meson8 DDR clock controller binding

Documentation/devicetree/bindings/clock/amlogic,meson8-ddr-clkc.yaml

@@ -0,0 +1,50 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/amlogic,meson8-ddr-clkc.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Amlogic DDR Clock Controller Device Tree Bindings
+
+maintainers:
+  - Martin Blumenstingl <martin.blumenstingl@googlemail.com>
+
+properties:
+  compatible:
+    enum:
+      - amlogic,meson8-ddr-clkc
+      - amlogic,meson8b-ddr-clkc
+
+  reg:
+    maxItems: 1
+
+  clocks:
+    maxItems: 1
+
+  clock-names:
+    items:
+      - const: xtal
+
+  "#clock-cells":
+    const: 1
+
+required:
+  - compatible
+  - reg
+  - clocks
+  - clock-names
+  - "#clock-cells"
+
+additionalProperties: false
+
+examples:
+  - |
+    ddr_clkc: clock-controller@400 {
+      compatible = "amlogic,meson8-ddr-clkc";
+      reg = <0x400 0x20>;
+      clocks = <&xtal>;
+      clock-names = "xtal";
+      #clock-cells = <1>;
+    };
+
+...

Documentation/devicetree/bindings/clock/amlogic,meson8b-clkc.txt

@@ -11,6 +11,11 @@ Required Properties:
 	- "amlogic,meson8m2-clkc" for Meson8m2 (S812) SoCs
 - #clock-cells: should be 1.
 - #reset-cells: should be 1.
+- clocks: list of clock phandles, one for each entry in clock-names
+- clock-names: should contain the following:
+  * "xtal": the 24MHz system oscillator
+  * "ddr_pll": the DDR PLL clock
+  * "clk_32k": (if present) the 32kHz clock signal from GPIOAO_6 (CLK_32K_IN)
 
 Parent node should have the following properties :
 - compatible: "amlogic,meson-hhi-sysctrl", "simple-mfd", "syscon"

include/dt-bindings/clock/meson8-ddr-clkc.h

@@ -0,0 +1,4 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+
+#define DDR_CLKID_DDR_PLL_DCO			0
+#define DDR_CLKID_DDR_PLL			1