mirror of
https://github.com/torvalds/linux.git
synced 2026-05-26 08:02:27 +02:00
drm: renesas: rz-du: mipi_dsi: Add LPCLK clock support
Add LPCLK clock handling to the RZ/G2L MIPI DSI driver to support proper DSI timing parameter configuration on RZ/V2H SoCs. While lpclk is present on both RZ/G2L and RZ/V2H SoCs, the RZ/V2H SoC specifically uses the lpclk rate to configure the DSI timing parameter ULPSEXIT. Introduce a new lpclk field in the rzg2l_mipi_dsi structure and acquire the "lpclk" clock during probe to enable lpclk rate-based timing calculations on RZ/V2H while maintaining compatibility with RZ/G2L. Co-developed-by: Fabrizio Castro <fabrizio.castro.jz@renesas.com> Signed-off-by: Fabrizio Castro <fabrizio.castro.jz@renesas.com> Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Reviewed-by: Biju Das <biju.das.jz@bp.renesas.com> Reviewed-by: Tomi Valkeinen <tomi.valkeinen+renesas@ideasonboard.com> Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com> Link: https://patch.msgid.link/20251015192611.241920-7-prabhakar.mahadev-lad.rj@bp.renesas.com
This commit is contained in:
parent
ddeb8d5c1f
commit
99b98993ae
|
|
@ -68,6 +68,7 @@ struct rzg2l_mipi_dsi {
|
|||
struct drm_bridge *next_bridge;
|
||||
|
||||
struct clk *vclk;
|
||||
struct clk *lpclk;
|
||||
|
||||
enum mipi_dsi_pixel_format format;
|
||||
unsigned int num_data_lanes;
|
||||
|
|
@ -979,6 +980,10 @@ static int rzg2l_mipi_dsi_probe(struct platform_device *pdev)
|
|||
if (IS_ERR(dsi->vclk))
|
||||
return PTR_ERR(dsi->vclk);
|
||||
|
||||
dsi->lpclk = devm_clk_get(dsi->dev, "lpclk");
|
||||
if (IS_ERR(dsi->lpclk))
|
||||
return PTR_ERR(dsi->lpclk);
|
||||
|
||||
dsi->rstc = devm_reset_control_get_optional_exclusive(dsi->dev, "rst");
|
||||
if (IS_ERR(dsi->rstc))
|
||||
return dev_err_probe(dsi->dev, PTR_ERR(dsi->rstc),
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user