mirror of
https://github.com/torvalds/linux.git
synced 2026-05-30 10:04:04 +02:00
drm/amdgpu: add PSP FW TYPE for VPE
Add PSP FW TYPE for Video Processing Engine. Signed-off-by: Lang Yu <Lang.Yu@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
4c63735fa8
commit
964a36d7a4
|
|
@ -2390,6 +2390,12 @@ static int psp_get_fw_type(struct amdgpu_firmware_info *ucode,
|
|||
case AMDGPU_UCODE_ID_CP_RS64_MEC_P3_STACK:
|
||||
*type = GFX_FW_TYPE_RS64_MEC_P3_STACK;
|
||||
break;
|
||||
case AMDGPU_UCODE_ID_VPE_CTX:
|
||||
*type = GFX_FW_TYPE_VPEC_FW1;
|
||||
break;
|
||||
case AMDGPU_UCODE_ID_VPE_CTL:
|
||||
*type = GFX_FW_TYPE_VPEC_FW2;
|
||||
break;
|
||||
case AMDGPU_UCODE_ID_MAXIMUM:
|
||||
default:
|
||||
return -EINVAL;
|
||||
|
|
|
|||
|
|
@ -293,6 +293,8 @@ enum psp_gfx_fw_type {
|
|||
GFX_FW_TYPE_RS64_MEC_P1_STACK = 95, /* RS64 MEC stack P1 SOC21 */
|
||||
GFX_FW_TYPE_RS64_MEC_P2_STACK = 96, /* RS64 MEC stack P2 SOC21 */
|
||||
GFX_FW_TYPE_RS64_MEC_P3_STACK = 97, /* RS64 MEC stack P3 SOC21 */
|
||||
GFX_FW_TYPE_VPEC_FW1 = 100, /* VPEC FW1 To Save VPE */
|
||||
GFX_FW_TYPE_VPEC_FW2 = 101, /* VPEC FW2 To Save VPE */
|
||||
GFX_FW_TYPE_MAX
|
||||
};
|
||||
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user