github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-06-02 11:33:28 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

arm64: dts: ti: k3-j784s4: Fix clock IDs for MCSPI instances

Browse Source 
The clock IDs for multiple MCSPI instances across wakeup domain in
J784s4 are incorrect when compared with documentation [1]. Fix the
clock IDs to their appropriate values.

[1] https://software-dl.ti.com/tisci/esd/latest/5_soc_doc/j784s4/clocks.html

Signed-off-by: Anurag Dutta <a-dutta@ti.com>
Link: https://lore.kernel.org/r/20241104121241.102027-1-a-dutta@ti.com
Signed-off-by: Nishanth Menon <nm@ti.com>
This commit is contained in:
Anurag Dutta 2024-11-04 17:42:41 +05:30 committed by Nishanth Menon
parent 80ad23c403
commit 94a7666e3e
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
arch/arm64/boot/dts/ti/k3-j784s4-j742s2-main-common.dtsi
View File

@ -2040,7 +2040,7 @@ main_spi0: spi@2100000 {
#address-cells = <1>;
#size-cells = <0>;
power-domains = <&k3_pds 376 TI_SCI_PD_EXCLUSIVE>;
clocks = <&k3_clks 376 1>;
clocks = <&k3_clks 376 0>;
status = "disabled";
};
@ -2051,7 +2051,7 @@ main_spi1: spi@2110000 {
#address-cells = <1>;
#size-cells = <0>;
power-domains = <&k3_pds 377 TI_SCI_PD_EXCLUSIVE>;
clocks = <&k3_clks 377 1>;
clocks = <&k3_clks 377 0>;
status = "disabled";
};
@ -2062,7 +2062,7 @@ main_spi2: spi@2120000 {
#address-cells = <1>;
#size-cells = <0>;
power-domains = <&k3_pds 378 TI_SCI_PD_EXCLUSIVE>;
clocks = <&k3_clks 378 1>;
clocks = <&k3_clks 378 0>;
status = "disabled";
};
@ -2073,7 +2073,7 @@ main_spi3: spi@2130000 {
#address-cells = <1>;
#size-cells = <0>;
power-domains = <&k3_pds 379 TI_SCI_PD_EXCLUSIVE>;
clocks = <&k3_clks 379 1>;
clocks = <&k3_clks 379 0>;
status = "disabled";
};
@ -2084,7 +2084,7 @@ main_spi4: spi@2140000 {
#address-cells = <1>;
#size-cells = <0>;
power-domains = <&k3_pds 380 TI_SCI_PD_EXCLUSIVE>;
clocks = <&k3_clks 380 1>;
clocks = <&k3_clks 380 0>;
status = "disabled";
};
@ -2095,7 +2095,7 @@ main_spi5: spi@2150000 {
#address-cells = <1>;
#size-cells = <0>;
power-domains = <&k3_pds 381 TI_SCI_PD_EXCLUSIVE>;
clocks = <&k3_clks 381 1>;
clocks = <&k3_clks 381 0>;
status = "disabled";
};
@ -2106,7 +2106,7 @@ main_spi6: spi@2160000 {
#address-cells = <1>;
#size-cells = <0>;
power-domains = <&k3_pds 382 TI_SCI_PD_EXCLUSIVE>;
clocks = <&k3_clks 382 1>;
clocks = <&k3_clks 382 0>;
status = "disabled";
};
@ -2117,7 +2117,7 @@ main_spi7: spi@2170000 {
#address-cells = <1>;
#size-cells = <0>;
power-domains = <&k3_pds 383 TI_SCI_PD_EXCLUSIVE>;
clocks = <&k3_clks 383 1>;
clocks = <&k3_clks 383 0>;
status = "disabled";
};