mirror of
https://github.com/torvalds/linux.git
synced 2026-05-24 15:12:13 +02:00
gpu: nova-core: increase BAR0 size to 16MB
The Turing+ register address space spans over that range, so increase it as future patches will access more registers. Signed-off-by: Alexandre Courbot <acourbot@nvidia.com> Link: https://lore.kernel.org/r/20250619-nova-frts-v6-10-ecf41ef99252@nvidia.com Signed-off-by: Danilo Krummrich <dakr@kernel.org>
This commit is contained in:
parent
e66aaaffe0
commit
94a0872143
|
|
@ -1,6 +1,6 @@
|
|||
// SPDX-License-Identifier: GPL-2.0
|
||||
|
||||
use kernel::{auxiliary, bindings, c_str, device::Core, pci, prelude::*};
|
||||
use kernel::{auxiliary, bindings, c_str, device::Core, pci, prelude::*, sizes::SZ_16M};
|
||||
|
||||
use crate::gpu::Gpu;
|
||||
|
||||
|
|
@ -11,7 +11,7 @@ pub(crate) struct NovaCore {
|
|||
_reg: auxiliary::Registration,
|
||||
}
|
||||
|
||||
const BAR0_SIZE: usize = 8;
|
||||
const BAR0_SIZE: usize = SZ_16M;
|
||||
pub(crate) type Bar0 = pci::Bar<BAR0_SIZE>;
|
||||
|
||||
kernel::pci_device_table!(
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user