mirror of
https://github.com/torvalds/linux.git
synced 2026-05-31 02:24:24 +02:00
dt-bindings: clock: renesas,r9a09g077/87: Add USB_CLK clock ID
Add the USB clock (USB_CLK) definition for the Renesas RZ/T2H (R9A09G077) and RZ/N2H (R9A09G087) SoCs. USB_CLK is used as the reference clock for USB PHY layer. Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://lore.kernel.org/20250804202643.3967484-2-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
This commit is contained in:
parent
8f5ae30d69
commit
8a5a0294f4
|
|
@ -25,5 +25,6 @@
|
|||
#define R9A09G077_CLK_PCLKM 13
|
||||
#define R9A09G077_CLK_PCLKL 14
|
||||
#define R9A09G077_SDHI_CLKHS 15
|
||||
#define R9A09G077_USB_CLK 16
|
||||
|
||||
#endif /* __DT_BINDINGS_CLOCK_RENESAS_R9A09G077_CPG_H__ */
|
||||
|
|
|
|||
|
|
@ -25,5 +25,6 @@
|
|||
#define R9A09G087_CLK_PCLKM 13
|
||||
#define R9A09G087_CLK_PCLKL 14
|
||||
#define R9A09G087_SDHI_CLKHS 15
|
||||
#define R9A09G087_USB_CLK 16
|
||||
|
||||
#endif /* __DT_BINDINGS_CLOCK_RENESAS_R9A09G087_CPG_H__ */
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user