mirror of
https://github.com/torvalds/linux.git
synced 2026-05-22 22:22:08 +02:00
dt-bindings: pinctrl: qcom,glymur-tlmm: Document Mahua TLMM block
Document the pinctrl compatible for the Mahua SoC, a 12-core variant of Glymur. The PDC wake IRQ map differs since PDC handles the interrupt for GPIO 155 instead of GPIO 143 as seen on Glymur. Signed-off-by: Gopikrishna Garmidi <gopikrishna.garmidi@oss.qualcomm.com> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com> Signed-off-by: Linus Walleij <linusw@kernel.org>
This commit is contained in:
parent
450e2487d5
commit
84a3bc3373
|
|
@ -10,14 +10,16 @@ maintainers:
|
|||
- Bjorn Andersson <bjorn.andersson@oss.qualcomm.com>
|
||||
|
||||
description:
|
||||
Top Level Mode Multiplexer pin controller in Qualcomm Glymur SoC.
|
||||
Top Level Mode Multiplexer pin controller in Qualcomm Glymur and Mahua SoC.
|
||||
|
||||
allOf:
|
||||
- $ref: /schemas/pinctrl/qcom,tlmm-common.yaml#
|
||||
|
||||
properties:
|
||||
compatible:
|
||||
const: qcom,glymur-tlmm
|
||||
enum:
|
||||
- qcom,glymur-tlmm
|
||||
- qcom,mahua-tlmm
|
||||
|
||||
reg:
|
||||
maxItems: 1
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user