github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-08-01 20:22:08 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

arm64: dts: st: Add OMM node on stm32mp251

Browse Source 
Add Octo Memory Manager (OMM) entry on stm32mp251 and its two
OSPI instance.

Signed-off-by: Patrice Chotard <patrice.chotard@foss.st.com>
Link: https://lore.kernel.org/r/20250512-upstream_omm_ospi_dts-v10-1-fca0fbe6d10a@foss.st.com
Signed-off-by: Alexandre Torgue <alexandre.torgue@foss.st.com>
This commit is contained in:
Patrice Chotard 2025-05-12 08:29:31 +02:00 committed by Alexandre Torgue
parent 49ba8fc6ea
commit 849380be00
1 changed files with 54 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

54
arch/arm64/boot/dts/st/stm32mp251.dtsi
View File

@ -230,6 +230,60 @@ hpdma3: dma-controller@40420000 {
#dma-cells = <3>;
};
ommanager: ommanager@40500000 {
compatible = "st,stm32mp25-omm";
reg = <0x40500000 0x400>, <0x60000000 0x10000000>;
reg-names = "regs", "memory_map";
ranges = <0 0 0x40430000 0x400>,
<1 0 0x40440000 0x400>;
clocks = <&rcc CK_BUS_OSPIIOM>,
<&scmi_clk CK_SCMI_OSPI1>,
<&scmi_clk CK_SCMI_OSPI2>;
clock-names = "omm", "ospi1", "ospi2";
resets = <&rcc OSPIIOM_R>,
<&scmi_reset RST_SCMI_OSPI1>,
<&scmi_reset RST_SCMI_OSPI2>;
reset-names = "omm", "ospi1", "ospi2";
access-controllers = <&rifsc 111>;
power-domains = <&CLUSTER_PD>;
#address-cells = <2>;
#size-cells = <1>;
st,syscfg-amcr = <&syscfg 0x2c00 0x7>;
status = "disabled";
ospi1: spi@0 {
compatible = "st,stm32mp25-ospi";
reg = <0 0 0x400>;
interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>;
dmas = <&hpdma 2 0x62 0x3121>,
<&hpdma 2 0x42 0x3112>;
dma-names = "tx", "rx";
clocks = <&scmi_clk CK_SCMI_OSPI1>;
resets = <&scmi_reset RST_SCMI_OSPI1>,
<&scmi_reset RST_SCMI_OSPI1DLL>;
access-controllers = <&rifsc 74>;
power-domains = <&CLUSTER_PD>;
st,syscfg-dlyb = <&syscfg 0x1000>;
status = "disabled";
};
ospi2: spi@1 {
compatible = "st,stm32mp25-ospi";
reg = <1 0 0x400>;
interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;
dmas = <&hpdma 3 0x62 0x3121>,
<&hpdma 3 0x42 0x3112>;
dma-names = "tx", "rx";
clocks = <&scmi_clk CK_SCMI_OSPI2>;
resets = <&scmi_reset RST_SCMI_OSPI2>,
<&scmi_reset RST_SCMI_OSPI2DLL>;
access-controllers = <&rifsc 75>;
power-domains = <&CLUSTER_PD>;
st,syscfg-dlyb = <&syscfg 0x1400>;
status = "disabled";
};
};
rifsc: bus@42080000 {
compatible = "st,stm32mp25-rifsc", "simple-bus";
reg = <0x42080000 0x1000>;