mirror of
https://github.com/torvalds/linux.git
synced 2026-05-28 09:04:39 +02:00
arm64: dts: cix: add a compatible string for the cix sky1 SoC
The SPI IP design for the cix sky1 SoC uses a FIFO with a data width of 32 bits, instead of the default 8 bits. Therefore, a compatible string is added to specify the FIFO data width configuration for the cix sky1 SoC. Signed-off-by: Jun Guo <jun.guo@cixtech.com> Link: https://lore.kernel.org/r/20251031073003.3289573-4-jun.guo@cixtech.com Signed-off-by: Peter Chen <peter.chen@cixtech.com>
This commit is contained in:
parent
b2bc5a821b
commit
7dfe67ab5a
|
|
@ -265,7 +265,7 @@ i2c7: i2c@4080000 {
|
|||
};
|
||||
|
||||
spi0: spi@4090000 {
|
||||
compatible = "cdns,spi-r1p6";
|
||||
compatible = "cix,sky1-spi-r1p6", "cdns,spi-r1p6";
|
||||
reg = <0x0 0x04090000 0x0 0x10000>;
|
||||
clocks = <&scmi_clk CLK_TREE_FCH_SPI0_APB>,
|
||||
<&scmi_clk CLK_TREE_FCH_SPI0_APB>;
|
||||
|
|
@ -275,7 +275,7 @@ spi0: spi@4090000 {
|
|||
};
|
||||
|
||||
spi1: spi@40a0000 {
|
||||
compatible = "cdns,spi-r1p6";
|
||||
compatible = "cix,sky1-spi-r1p6", "cdns,spi-r1p6";
|
||||
reg = <0x0 0x040a0000 0x0 0x10000>;
|
||||
clocks = <&scmi_clk CLK_TREE_FCH_SPI1_APB>,
|
||||
<&scmi_clk CLK_TREE_FCH_SPI1_APB>;
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user