mirror of
https://github.com/torvalds/linux.git
synced 2026-05-27 00:22:00 +02:00
drm/amd/display: Update DCN10 resource
Update DCN10 to use legacy fast update and ensure that the MPCC count is the same as the pipe_count. Acked-by: Hamza Mahfooz <hamza.mahfooz@amd.com> Signed-off-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
9c78dc956a
commit
7dc363e662
|
|
@ -569,6 +569,7 @@ static const struct dc_debug_options debug_defaults_diags = {
|
|||
.disable_pplib_clock_request = true,
|
||||
.disable_pplib_wm_range = true,
|
||||
.underflow_assert_delay_us = 0xFFFFFFFF,
|
||||
.enable_legacy_fast_update = true,
|
||||
};
|
||||
|
||||
static void dcn10_dpp_destroy(struct dpp **dpp)
|
||||
|
|
@ -1631,6 +1632,7 @@ static bool dcn10_resource_construct(
|
|||
/* valid pipe num */
|
||||
pool->base.pipe_count = j;
|
||||
pool->base.timing_generator_count = j;
|
||||
pool->base.mpcc_count = j;
|
||||
|
||||
/* within dml lib, it is hard code to 4. If ASIC pipe is fused,
|
||||
* the value may be changed
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user