mirror of
https://github.com/torvalds/linux.git
synced 2026-05-24 15:12:13 +02:00
Two new pll rates and an additional critical clock on rk3568.
-----BEGIN PGP SIGNATURE----- iQFEBAABCAAuFiEE7v+35S2Q1vLNA3Lx86Z5yZzRHYEFAmV4yOoQHGhlaWtvQHNu dGVjaC5kZQAKCRDzpnnJnNEdgeNvCACzzOVPW/PVyJuremUUHmugFwQ8+2p0W4Zw iHtH+6AydmJZpenlFZyYtzEhxkq7L3sOgPysrtcpy6AciEXArM8wIVREwsde5nDp BpHLEyJURljo77lCygdJ1SW/XVKwqF8gjkexJRD4uNyNeFJ5ut/kcxcyNfTyxUnG BjPjMZMzHFSpJ+rGKdLiFfc7aUDes2d5k1ygVmx5mKJOFpJDqsXmoOYICttmCTDN 6OMZZGBnMu0q9c1HLK3I6y5kYTB/q6KKe1eWj1zfvUgL21YWQA7fHR/GPLkq6ynB JdXkGV9rkwdi2+Qe1zjDuuGo65gcUMZ9iIlAR5T4TVp68p6ZehHq =oZIU -----END PGP SIGNATURE----- Merge tag 'v6.8-rockchip-clk1' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip into clk-rockchip Pull Rockchip clk driver updates from Heiko Stuebner: Two new pll rates and an additional critical clock on rk3568. * tag 'v6.8-rockchip-clk1' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip: clk: rockchip: rk3568: Mark pclk_usb as critical clk: rockchip: rk3568: Add PLL rate for 126.4MHz clk: rockchip: rk3568: Add PLL rate for 115.2MHz
This commit is contained in:
commit
723facbbb5
|
|
@ -77,7 +77,9 @@ static struct rockchip_pll_rate_table rk3568_pll_rates[] = {
|
|||
RK3036_PLL_RATE(200000000, 1, 100, 3, 4, 1, 0),
|
||||
RK3036_PLL_RATE(148500000, 1, 99, 4, 4, 1, 0),
|
||||
RK3036_PLL_RATE(135000000, 2, 45, 4, 1, 1, 0),
|
||||
RK3036_PLL_RATE(126400000, 1, 79, 5, 3, 1, 0),
|
||||
RK3036_PLL_RATE(119000000, 3, 119, 4, 2, 1, 0),
|
||||
RK3036_PLL_RATE(115200000, 1, 24, 5, 1, 1, 0),
|
||||
RK3036_PLL_RATE(108000000, 2, 45, 5, 1, 1, 0),
|
||||
RK3036_PLL_RATE(101000000, 1, 101, 6, 4, 1, 0),
|
||||
RK3036_PLL_RATE(100000000, 1, 150, 6, 6, 1, 0),
|
||||
|
|
@ -1592,6 +1594,7 @@ static const char *const rk3568_cru_critical_clocks[] __initconst = {
|
|||
"hclk_php",
|
||||
"pclk_php",
|
||||
"hclk_usb",
|
||||
"pclk_usb",
|
||||
"hclk_vo",
|
||||
};
|
||||
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user