github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-06-02 03:24:19 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

arm64: dts: rockchip: add GPU powerdomain, opps, and cooling to rk3328

Browse Source 
Add GPU powerdomain, opp-table, and cooling map nodes for the Mali
GPU on the RK3328 SoC. Opp-table frequencies are sourced from the
Rockchip Linux v4.4 vendor kernel while voltages have been derived
from practical use and support work: keeping voltage above 1075mV
and disabling the 500MHz opp-point avoids instability and crashes.

Signed-off-by: Alex Bee <knaerzche@gmail.com>
Signed-off-by: Christian Hewitt <christianshewitt@gmail.com>
Tested-by: Diederik de Haas <didi.debian@cknow.org>  # Rock64
Link: https://lore.kernel.org/r/20250906120810.1833016-1-christianshewitt@gmail.com
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
This commit is contained in:
Alex Bee 2025-09-06 12:08:09 +00:00 committed by Heiko Stuebner
parent 843367c7ed
commit 718efbc6a7
1 changed files with 39 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

40
arch/arm64/boot/dts/rockchip/rk3328.dtsi
View File

@ -331,6 +331,11 @@ power: power-controller {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
power-domain@RK3328_PD_GPU {
reg = <RK3328_PD_GPU>;
clocks = <&cru ACLK_GPU>;
#power-domain-cells = <0>;
};
power-domain@RK3328_PD_HEVC { power-domain@RK3328_PD_HEVC {
reg = <RK3328_PD_HEVC>; reg = <RK3328_PD_HEVC>;
clocks = <&cru SCLK_VENC_CORE>; clocks = <&cru SCLK_VENC_CORE>;
@ -570,9 +575,13 @@ map0 {
<&cpu3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; <&cpu3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
contribution = <4096>; contribution = <4096>;
}; };
map1 {
trip = <&target>;
cooling-device = <&gpu THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
contribution = <4096>;
};
}; };
}; };
}; };
tsadc: tsadc@ff250000 { tsadc: tsadc@ff250000 {
@ -651,7 +660,36 @@ gpu: gpu@ff300000 {
"ppmmu1"; "ppmmu1";
clocks = <&cru ACLK_GPU>, <&cru ACLK_GPU>; clocks = <&cru ACLK_GPU>, <&cru ACLK_GPU>;
clock-names = "bus", "core"; clock-names = "bus", "core";
operating-points-v2 = <&gpu_opp_table>;
power-domains = <&power RK3328_PD_GPU>;
resets = <&cru SRST_GPU_A>; resets = <&cru SRST_GPU_A>;
#cooling-cells = <2>;
};
gpu_opp_table: opp-table-gpu {
compatible = "operating-points-v2";
opp-200000000 {
opp-hz = /bits/ 64 <200000000>;
opp-microvolt = <1075000>;
};
opp-300000000 {
opp-hz = /bits/ 64 <300000000>;
opp-microvolt = <1075000>;
};
opp-400000000 {
opp-hz = /bits/ 64 <400000000>;
opp-microvolt = <1075000>;
};
opp-500000000 {
/* causes stability issues */
opp-hz = /bits/ 64 <500000000>;
opp-microvolt = <1150000>;
status = "disabled";
};
}; };
h265e_mmu: iommu@ff330200 { h265e_mmu: iommu@ff330200 {