mirror of
https://github.com/torvalds/linux.git
synced 2026-06-04 20:46:48 +02:00
dt-bindings: pci: layerscape-pci: Add a optional property big-endian
This property is to indicate the endianness when accessing the PEX_LUT and PF register block, so if these registers are implemented in big-endian, specify this property. Link: https://lore.kernel.org/r/20220311234938.8706-2-leoyang.li@nxp.com Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com> Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com> Acked-by: Rob Herring <robh@kernel.org>
This commit is contained in:
parent
3123109284
commit
6c389328c9
|
|
@ -40,6 +40,10 @@ Required properties:
|
|||
of the data transferred from/to the IP block. This can avoid the software
|
||||
cache flush/invalid actions, and improve the performance significantly.
|
||||
|
||||
Optional properties:
|
||||
- big-endian: If the PEX_LUT and PF register block is in big-endian, specify
|
||||
this property.
|
||||
|
||||
Example:
|
||||
|
||||
pcie@3400000 {
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user