mirror of
https://github.com/torvalds/linux.git
synced 2026-05-27 08:33:17 +02:00
arm64: dts: imx8: conn: Fix reg order for USB3 controller
Cadence USB3 bindings specify a specific reg order. Adjust DT entries to match the bindings. Signed-off-by: Alexander Stein <alexander.stein@ew.tq-group.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
This commit is contained in:
parent
fb8f715e5c
commit
6b15a78f71
|
|
@ -157,12 +157,10 @@ usbotg3: usb@5b110000 {
|
|||
|
||||
usbotg3_cdns3: usb@5b120000 {
|
||||
compatible = "cdns,usb3";
|
||||
reg = <0x5b130000 0x10000>, /* memory area for HOST registers */
|
||||
<0x5b140000 0x10000>, /* memory area for DEVICE registers */
|
||||
<0x5b120000 0x10000>; /* memory area for OTG/DRD registers */
|
||||
reg-names = "xhci", "dev", "otg";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
reg = <0x5b120000 0x10000>, /* memory area for OTG/DRD registers */
|
||||
<0x5b130000 0x10000>, /* memory area for HOST registers */
|
||||
<0x5b140000 0x10000>; /* memory area for DEVICE registers */
|
||||
reg-names = "otg", "xhci", "dev";
|
||||
interrupt-parent = <&gic>;
|
||||
interrupts = <GIC_SPI 271 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 271 IRQ_TYPE_LEVEL_HIGH>,
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user