Memory controller drivers for v6.4, part two

1. Tegra210 EMC: correct reading of MR18 register.
 2. MediaTek SMI: add support for MT8365.
 -----BEGIN PGP SIGNATURE-----
 
 iQJEBAABCgAuFiEE3dJiKD0RGyM7briowTdm5oaLg9cFAmQ8BtEQHGtyemtAa2Vy
 bmVsLm9yZwAKCRDBN2bmhouD17w0D/9A0Zrun09bJZzIcJtEnZt8fhNYWdChZQMt
 Qkra1J4LGdfkm9z/KmxhkKixXY8gaeq4YtZlUx+xuD+GeeycFN8p0Tz9VOdkOTnl
 gKAwRv77EQmg04oXqvabH3eTA8opn3IB/CUChCIXBYKLcpyW1JH2IaYKPuQ1PpBb
 /0XUcM3QqJlbfcgHMZRFsK8uOoJpdo8ZMTQKlxAJouQZGg+AF9UDGbfv1AiR+5Aw
 nE1M8SCaexiDUayle5qbLWahUKVMqhSvFQpx1Im/HUuAPabFyJB981TzoJiMJInz
 5OjxMBCUI9nDUvYQ3YooZvDZg+wHrK3ZQLP5j8uYzKS18iYRnP6NbfrxlNDzZnfo
 qrhMJW3jZOh9CxX2Px73WAx6+WfiBx3vvCxDMe779Qls5G5ZXAZTdmGpZYEJ3ZQP
 VuqAH7Tz4fv5AcCC/UjqBHIBxDRBSdYPOhm67BCWCKD9rMwSaon+M0PKLuT2ZSm3
 NxGIrdv/pZ8Kk/I4DPUKdEnd/b1G/tBm1ee2ihfM6YSBlJI0TYo0Wbxd926MVWr8
 XvDewFG6Ase6GEsNLVH93/rTgslppqy1h74VJfUYfaZGpVpCYoULQCNXKqx7hp7L
 c9Qx42vfs7Rwu6VOq2MNJoxcEDQ9JeV4hhKv9cnIWEvX+8w6/CoBWVNtcYdFvFSq
 dZ6uX8zRjQ==
 =pOuL
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmQ9Z94ACgkQYKtH/8kJ
 Uic7nhAAvftSkKxPiK4XZ0D6IGLetZkEJpvv1OGwzfuOBhGkqGo39T7joaouHs1E
 CvfqD2veYkD/tasPNcilg8wQ3uhvSt93uw736JuQhD/nGIZgIpbrQAVJ58KpVSwW
 CVAxWV4xYgcArjc3Sju2io1J7D8vztPDcCiwVsjVAPOX/N3e6UyJXglbroRQaDyw
 AVusCmNk8GY5a6UgvDxyWndGo0nF+2dSo3MLb6FzM3Zehj2BhqCpIpP9VJDGDaKo
 pHog+b6qBlXhH1EQhSF6eywSUohRVTCsPpAQLE71pb0+0OHgRS3YvMKDKuksYeE2
 pU69grRMCzQX1N16802vFTwcGEl8djNZVHWbWBRNC0ESYlVonIFXlOCIyPAOcQkh
 5RC+321zIaLRpbHOJ7sXPc4eJTOTpE1Yi0E8w/XMgxeqhF3ZmRdl52mQtb436Kzh
 8PZv2sN6PJ0YhfXx0FOsH8WP9Jt/HGBt/SCZtZK9wjNbPeyM3Z6++OSK8ap5af/z
 /CDjmBJggMEAhatban6fEz0w6Jht7Z0VCyz8NNpludNpHpI3xS4XYj5YCAiV1mzd
 +bY78IIHZSMvPmQGRzwjwb3e2uJxOa0py2H+GEH4S16cqP+glX0Zhvx75M7xoFOs
 yIym9cQKfB8C5D42Gvg59kwqYyV2QgjDxL0N0fqC8fCxPc+46qg=
 =Qe8d
 -----END PGP SIGNATURE-----

Merge tag 'memory-controller-drv-6.4-2' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux-mem-ctrl into soc/drivers

Memory controller drivers for v6.4, part two

1. Tegra210 EMC: correct reading of MR18 register.
2. MediaTek SMI: add support for MT8365.

* tag 'memory-controller-drv-6.4-2' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux-mem-ctrl:
  memory: mtk-smi: mt8365: Add SMI Support
  dt-bindings: memory-controllers: mediatek,smi-larb: add mt8365
  dt-bindings: memory-controllers: mediatek,smi-common: add mt8365
  memory: tegra: read values from correct device

Link: https://lore.kernel.org/r/20230416143248.308942-1-krzysztof.kozlowski@linaro.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
Arnd Bergmann 2023-04-17 17:38:04 +02:00
commit 69bda55a09
4 changed files with 13 additions and 1 deletions

View File

@ -43,6 +43,7 @@ properties:
- mediatek,mt8195-smi-common-vdo
- mediatek,mt8195-smi-common-vpp
- mediatek,mt8195-smi-sub-common
- mediatek,mt8365-smi-common
- description: for mt7623
items:
@ -133,6 +134,7 @@ allOf:
- mediatek,mt8192-smi-common
- mediatek,mt8195-smi-common-vdo
- mediatek,mt8195-smi-common-vpp
- mediatek,mt8365-smi-common
then:
properties:

View File

@ -34,6 +34,10 @@ properties:
- const: mediatek,mt7623-smi-larb
- const: mediatek,mt2701-smi-larb
- items:
- const: mediatek,mt8365-smi-larb
- const: mediatek,mt8186-smi-larb
reg:
maxItems: 1

View File

@ -713,6 +713,11 @@ static const struct mtk_smi_common_plat mtk_smi_sub_common_mt8195 = {
.has_gals = true,
};
static const struct mtk_smi_common_plat mtk_smi_common_mt8365 = {
.type = MTK_SMI_GEN2,
.bus_sel = F_MMU1_LARB(2) | F_MMU1_LARB(4),
};
static const struct of_device_id mtk_smi_common_of_ids[] = {
{.compatible = "mediatek,mt2701-smi-common", .data = &mtk_smi_common_gen1},
{.compatible = "mediatek,mt2712-smi-common", .data = &mtk_smi_common_gen2},
@ -728,6 +733,7 @@ static const struct of_device_id mtk_smi_common_of_ids[] = {
{.compatible = "mediatek,mt8195-smi-common-vdo", .data = &mtk_smi_common_mt8195_vdo},
{.compatible = "mediatek,mt8195-smi-common-vpp", .data = &mtk_smi_common_mt8195_vpp},
{.compatible = "mediatek,mt8195-smi-sub-common", .data = &mtk_smi_sub_common_mt8195},
{.compatible = "mediatek,mt8365-smi-common", .data = &mtk_smi_common_mt8365},
{}
};

View File

@ -277,7 +277,7 @@ static u32 update_clock_tree_delay(struct tegra210_emc *emc, int type)
/*
* Dev1 LSB.
*/
value = tegra210_emc_mrr_read(emc, 2, 18);
value = tegra210_emc_mrr_read(emc, 1, 18);
for (i = 0; i < emc->num_channels; i++) {
temp[i][0] |= (value & 0x00ff) >> 0;