mirror of
https://github.com/torvalds/linux.git
synced 2026-06-02 11:33:28 +02:00
dt-bindings: clock: renesas,r9a09g077: Add PCLKL core clock ID
Add the Peripheral Module Clock L (PCLKL) core clock ID for the RZ/T2H (R9A09G077) SoC. This clock is used by peripherals such as IIC, WDT, and others. Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://lore.kernel.org/20250617155757.149597-3-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
This commit is contained in:
parent
4e591b890a
commit
62ab7ac5be
|
|
@ -23,5 +23,6 @@
|
|||
#define R9A09G077_CLK_PCLKGPTL 11
|
||||
#define R9A09G077_CLK_PCLKH 12
|
||||
#define R9A09G077_CLK_PCLKM 13
|
||||
#define R9A09G077_CLK_PCLKL 14
|
||||
|
||||
#endif /* __DT_BINDINGS_CLOCK_RENESAS_R9A09G077_CPG_H__ */
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user