mirror of
https://github.com/torvalds/linux.git
synced 2026-05-25 15:41:52 +02:00
thermal/drivers/mediatek/lvts_thermal: Add lvts commands and their sizes to driver data
Add LVTS commands and their sizes to driver data in preparation for adding different commands. Signed-off-by: Mason Chang <mason-cw.chang@mediatek.com> Link: https://lore.kernel.org/r/20250526102659.30225-3-mason-cw.chang@mediatek.com Signed-off-by: Daniel Lezcano <daniel.lezcano@linaro.org>
This commit is contained in:
parent
c5d5a72c01
commit
6203a5e6fd
|
|
@ -96,17 +96,6 @@
|
|||
|
||||
#define LVTS_MINIMUM_THRESHOLD 20000
|
||||
|
||||
static const u32 default_conn_cmds[] = { 0xC103FFFF, 0xC502FF55 };
|
||||
/*
|
||||
* Write device mask: 0xC1030000
|
||||
*/
|
||||
static const u32 default_init_cmds[] = {
|
||||
0xC1030E01, 0xC1030CFC, 0xC1030A8C, 0xC103098D, 0xC10308F1,
|
||||
0xC10307A6, 0xC10306B8, 0xC1030500, 0xC1030420, 0xC1030300,
|
||||
0xC1030030, 0xC10300F6, 0xC1030050, 0xC1030060, 0xC10300AC,
|
||||
0xC10300FC, 0xC103009D, 0xC10300F1, 0xC10300E1
|
||||
};
|
||||
|
||||
static int golden_temp = LVTS_GOLDEN_TEMP_DEFAULT;
|
||||
static int golden_temp_offset;
|
||||
|
||||
|
|
@ -136,7 +125,11 @@ struct lvts_ctrl_data {
|
|||
|
||||
struct lvts_data {
|
||||
const struct lvts_ctrl_data *lvts_ctrl;
|
||||
const u32 *conn_cmd;
|
||||
const u32 *init_cmd;
|
||||
int num_lvts_ctrl;
|
||||
int num_conn_cmd;
|
||||
int num_init_cmd;
|
||||
int temp_factor;
|
||||
int temp_offset;
|
||||
int gt_calib_bit_offset;
|
||||
|
|
@ -996,9 +989,10 @@ static int lvts_ctrl_set_enable(struct lvts_ctrl *lvts_ctrl, int enable)
|
|||
|
||||
static int lvts_ctrl_connect(struct device *dev, struct lvts_ctrl *lvts_ctrl)
|
||||
{
|
||||
const struct lvts_data *lvts_data = lvts_ctrl->lvts_data;
|
||||
u32 id;
|
||||
|
||||
lvts_write_config(lvts_ctrl, default_conn_cmds, ARRAY_SIZE(default_conn_cmds));
|
||||
lvts_write_config(lvts_ctrl, lvts_data->conn_cmd, lvts_data->num_conn_cmd);
|
||||
|
||||
/*
|
||||
* LVTS_ID : Get ID and status of the thermal controller
|
||||
|
|
@ -1017,7 +1011,9 @@ static int lvts_ctrl_connect(struct device *dev, struct lvts_ctrl *lvts_ctrl)
|
|||
|
||||
static int lvts_ctrl_initialize(struct device *dev, struct lvts_ctrl *lvts_ctrl)
|
||||
{
|
||||
lvts_write_config(lvts_ctrl, default_init_cmds, ARRAY_SIZE(default_init_cmds));
|
||||
const struct lvts_data *lvts_data = lvts_ctrl->lvts_data;
|
||||
|
||||
lvts_write_config(lvts_ctrl, lvts_data->init_cmd, lvts_data->num_init_cmd);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
|
@ -1446,6 +1442,17 @@ static int lvts_resume(struct device *dev)
|
|||
return 0;
|
||||
}
|
||||
|
||||
static const u32 default_conn_cmds[] = { 0xC103FFFF, 0xC502FF55 };
|
||||
/*
|
||||
* Write device mask: 0xC1030000
|
||||
*/
|
||||
static const u32 default_init_cmds[] = {
|
||||
0xC1030E01, 0xC1030CFC, 0xC1030A8C, 0xC103098D, 0xC10308F1,
|
||||
0xC10307A6, 0xC10306B8, 0xC1030500, 0xC1030420, 0xC1030300,
|
||||
0xC1030030, 0xC10300F6, 0xC1030050, 0xC1030060, 0xC10300AC,
|
||||
0xC10300FC, 0xC103009D, 0xC10300F1, 0xC10300E1
|
||||
};
|
||||
|
||||
/*
|
||||
* The MT8186 calibration data is stored as packed 3-byte little-endian
|
||||
* values using a weird layout that makes sense only when viewed as a 32-bit
|
||||
|
|
@ -1740,7 +1747,11 @@ static const struct lvts_ctrl_data mt8195_lvts_ap_data_ctrl[] = {
|
|||
|
||||
static const struct lvts_data mt7988_lvts_ap_data = {
|
||||
.lvts_ctrl = mt7988_lvts_ap_data_ctrl,
|
||||
.conn_cmd = default_conn_cmds,
|
||||
.init_cmd = default_init_cmds,
|
||||
.num_lvts_ctrl = ARRAY_SIZE(mt7988_lvts_ap_data_ctrl),
|
||||
.num_conn_cmd = ARRAY_SIZE(default_conn_cmds),
|
||||
.num_init_cmd = ARRAY_SIZE(default_init_cmds),
|
||||
.temp_factor = LVTS_COEFF_A_MT7988,
|
||||
.temp_offset = LVTS_COEFF_B_MT7988,
|
||||
.gt_calib_bit_offset = 24,
|
||||
|
|
@ -1748,7 +1759,11 @@ static const struct lvts_data mt7988_lvts_ap_data = {
|
|||
|
||||
static const struct lvts_data mt8186_lvts_data = {
|
||||
.lvts_ctrl = mt8186_lvts_data_ctrl,
|
||||
.conn_cmd = default_conn_cmds,
|
||||
.init_cmd = default_init_cmds,
|
||||
.num_lvts_ctrl = ARRAY_SIZE(mt8186_lvts_data_ctrl),
|
||||
.num_conn_cmd = ARRAY_SIZE(default_conn_cmds),
|
||||
.num_init_cmd = ARRAY_SIZE(default_init_cmds),
|
||||
.temp_factor = LVTS_COEFF_A_MT7988,
|
||||
.temp_offset = LVTS_COEFF_B_MT7988,
|
||||
.gt_calib_bit_offset = 24,
|
||||
|
|
@ -1757,7 +1772,11 @@ static const struct lvts_data mt8186_lvts_data = {
|
|||
|
||||
static const struct lvts_data mt8188_lvts_mcu_data = {
|
||||
.lvts_ctrl = mt8188_lvts_mcu_data_ctrl,
|
||||
.conn_cmd = default_conn_cmds,
|
||||
.init_cmd = default_init_cmds,
|
||||
.num_lvts_ctrl = ARRAY_SIZE(mt8188_lvts_mcu_data_ctrl),
|
||||
.num_conn_cmd = ARRAY_SIZE(default_conn_cmds),
|
||||
.num_init_cmd = ARRAY_SIZE(default_init_cmds),
|
||||
.temp_factor = LVTS_COEFF_A_MT8195,
|
||||
.temp_offset = LVTS_COEFF_B_MT8195,
|
||||
.gt_calib_bit_offset = 20,
|
||||
|
|
@ -1766,7 +1785,11 @@ static const struct lvts_data mt8188_lvts_mcu_data = {
|
|||
|
||||
static const struct lvts_data mt8188_lvts_ap_data = {
|
||||
.lvts_ctrl = mt8188_lvts_ap_data_ctrl,
|
||||
.conn_cmd = default_conn_cmds,
|
||||
.init_cmd = default_init_cmds,
|
||||
.num_lvts_ctrl = ARRAY_SIZE(mt8188_lvts_ap_data_ctrl),
|
||||
.num_conn_cmd = ARRAY_SIZE(default_conn_cmds),
|
||||
.num_init_cmd = ARRAY_SIZE(default_init_cmds),
|
||||
.temp_factor = LVTS_COEFF_A_MT8195,
|
||||
.temp_offset = LVTS_COEFF_B_MT8195,
|
||||
.gt_calib_bit_offset = 20,
|
||||
|
|
@ -1775,7 +1798,11 @@ static const struct lvts_data mt8188_lvts_ap_data = {
|
|||
|
||||
static const struct lvts_data mt8192_lvts_mcu_data = {
|
||||
.lvts_ctrl = mt8192_lvts_mcu_data_ctrl,
|
||||
.conn_cmd = default_conn_cmds,
|
||||
.init_cmd = default_init_cmds,
|
||||
.num_lvts_ctrl = ARRAY_SIZE(mt8192_lvts_mcu_data_ctrl),
|
||||
.num_conn_cmd = ARRAY_SIZE(default_conn_cmds),
|
||||
.num_init_cmd = ARRAY_SIZE(default_init_cmds),
|
||||
.temp_factor = LVTS_COEFF_A_MT8195,
|
||||
.temp_offset = LVTS_COEFF_B_MT8195,
|
||||
.gt_calib_bit_offset = 24,
|
||||
|
|
@ -1784,7 +1811,11 @@ static const struct lvts_data mt8192_lvts_mcu_data = {
|
|||
|
||||
static const struct lvts_data mt8192_lvts_ap_data = {
|
||||
.lvts_ctrl = mt8192_lvts_ap_data_ctrl,
|
||||
.conn_cmd = default_conn_cmds,
|
||||
.init_cmd = default_init_cmds,
|
||||
.num_lvts_ctrl = ARRAY_SIZE(mt8192_lvts_ap_data_ctrl),
|
||||
.num_conn_cmd = ARRAY_SIZE(default_conn_cmds),
|
||||
.num_init_cmd = ARRAY_SIZE(default_init_cmds),
|
||||
.temp_factor = LVTS_COEFF_A_MT8195,
|
||||
.temp_offset = LVTS_COEFF_B_MT8195,
|
||||
.gt_calib_bit_offset = 24,
|
||||
|
|
@ -1793,7 +1824,11 @@ static const struct lvts_data mt8192_lvts_ap_data = {
|
|||
|
||||
static const struct lvts_data mt8195_lvts_mcu_data = {
|
||||
.lvts_ctrl = mt8195_lvts_mcu_data_ctrl,
|
||||
.conn_cmd = default_conn_cmds,
|
||||
.init_cmd = default_init_cmds,
|
||||
.num_lvts_ctrl = ARRAY_SIZE(mt8195_lvts_mcu_data_ctrl),
|
||||
.num_conn_cmd = ARRAY_SIZE(default_conn_cmds),
|
||||
.num_init_cmd = ARRAY_SIZE(default_init_cmds),
|
||||
.temp_factor = LVTS_COEFF_A_MT8195,
|
||||
.temp_offset = LVTS_COEFF_B_MT8195,
|
||||
.gt_calib_bit_offset = 24,
|
||||
|
|
@ -1802,7 +1837,11 @@ static const struct lvts_data mt8195_lvts_mcu_data = {
|
|||
|
||||
static const struct lvts_data mt8195_lvts_ap_data = {
|
||||
.lvts_ctrl = mt8195_lvts_ap_data_ctrl,
|
||||
.conn_cmd = default_conn_cmds,
|
||||
.init_cmd = default_init_cmds,
|
||||
.num_lvts_ctrl = ARRAY_SIZE(mt8195_lvts_ap_data_ctrl),
|
||||
.num_conn_cmd = ARRAY_SIZE(default_conn_cmds),
|
||||
.num_init_cmd = ARRAY_SIZE(default_init_cmds),
|
||||
.temp_factor = LVTS_COEFF_A_MT8195,
|
||||
.temp_offset = LVTS_COEFF_B_MT8195,
|
||||
.gt_calib_bit_offset = 24,
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user