github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-08-01 03:59:40 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

arm64: dts: ls208xa-qds: add mdio mux nodes from on-board FPGA

Browse Source 
Update the cpld node name to be generic board-contrl and add mmio mdio
mux nodes from the on-board FPGA.

Signed-off-by: Ioana Radulescu <ruxandra.radulescu@nxp.com>
Signed-off-by: Li Yang <leoyang.li@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
This commit is contained in:
Li Yang 2022-09-14 16:15:34 -05:00 committed by Shawn Guo
parent 9e1afe14d9
commit 61759b1146
1 changed files with 62 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

65
arch/arm64/boot/dts/freescale/fsl-ls208xa-qds.dtsi
View File

@ -9,6 +9,27 @@
*
*/
/* Update DPMAC connections to external PHYs, under SerDes 0x2a_0x49. */
&dpmac9 {
phy-handle = <&mdio0_phy12>;
phy-connection-type = "sgmii";
};
&dpmac10 {
phy-handle = <&mdio0_phy13>;
phy-connection-type = "sgmii";
};
&dpmac11 {
phy-handle = <&mdio0_phy14>;
phy-connection-type = "sgmii";
};
&dpmac12 {
phy-handle = <&mdio0_phy15>;
phy-connection-type = "sgmii";
};
&esdhc {
mmc-hs200-1_8v;
status = "okay";
@ -36,9 +57,47 @@ nand@2,0 {
reg = <0x2 0x0 0x10000>;
};
cpld@3,0 {
reg = <0x3 0x0 0x10000>;
compatible = "fsl,ls2080aqds-fpga", "fsl,fpga-qixis";
boardctrl: board-control@3,0 {
#address-cells = <1>;
#size-cells = <1>;
compatible = "fsl,ls208xaqds-fpga", "fsl,fpga-qixis", "simple-mfd";
reg = <3 0 0x1000>;
ranges = <0 3 0 0x1000>;
mdio-mux-emi1@54 {
compatible = "mdio-mux-mmioreg", "mdio-mux";
mdio-parent-bus = <&emdio1>;
reg = <0x54 1>; /* BRDCFG4 */
mux-mask = <0xe0>; /* EMI1_MDIO */
#address-cells=<1>;
#size-cells = <0>;
/* Child MDIO buses, one for each riser card:
* reg = 0x0, 0x20, 0x40, 0x60, 0x80, 0xa0.
* VSC8234 PHYs on the riser cards.
*/
mdio_mux3: mdio@60 {
reg = <0x60>;
#address-cells = <1>;
#size-cells = <0>;
mdio0_phy12: mdio-phy0@1c {
reg = <0x1c>;
};
mdio0_phy13: mdio-phy1@1d {
reg = <0x1d>;
};
mdio0_phy14: mdio-phy2@1e {
reg = <0x1e>;
};
mdio0_phy15: mdio-phy3@1f {
reg = <0x1f>;
};
};
};
};
};