This pull request adds NAND support to

DA850 based LCDK board.
 -----BEGIN PGP SIGNATURE-----
 Version: GnuPG v1
 
 iQIcBAABAgAGBQJX2rLXAAoJEGFBu2jqvgRNOhUP/iVAz9JAUb9lixfxliAlDd2K
 BixVXrAWP/fbheSysepXGqOfr7HNByuDlR8eAp9YG5fyWd1TBVptARcGC+E6GbLn
 Oe1HYc6JVArKcj/3SNH4cSkuoSLa3QkaOEOPCI/IDOjU9aIjmBt4kaCM0mXPlOtn
 HK4BAIxUGf3GnU5siCpFrE3X75piYIlIlEHxUSuPN0f6Oxszk+OtQ908SA2L2DsQ
 i2gcRhrpHlQx2OX9WQhXrF/UWmMwdDSXNcd4gBxTjROtTP7e3zV/Q0bS8ZK5fQHO
 hPtSIVlQRS6QXC15sIq3fedzdJ/VlsO5Apy0CntD0JaVmglERr02W1C06KEjVtRp
 wyTE4aWNjLviKeAwCpE7pLfeClhB4m9rKxoo/nT44XkyUnTmuVhWEKbOjUCEIVV1
 GIOhy2+di+o1bRx7puF7BI/ruO418vbRZfIBjj1gnPNtkzP7lqzgN+63YNWvbXxx
 obOVhNXkFqZH2W9oLOcUr8i6+iTgYAk4OTrn7K2cAnQqGy4Xnu+lTfhuVRi0LhzQ
 Oc5kBuDvP4UN28zK8cYIc6Hc7iHG5wN0V68YHpP5e7vGR1boLtVwQnYyhytEy0+x
 U0KHC8mmxqJFHL70iVr2D6ccdE9kYWQulM1CbqyU610HzBP6ZeqlWvM+gkKBiaRk
 p0tb9WZ5o1bxJZuxPACd
 =q+U6
 -----END PGP SIGNATURE-----

Merge tag 'davinci-for-v4.9/dts-p2' of git://git.kernel.org/pub/scm/linux/kernel/git/nsekhar/linux-davinci into next/dt

Pull "DaVinci DTS updates for v4.9 (part 2)" from Sekhar Nori:

This pull request adds NAND support to
DA850 based LCDK board.

* tag 'davinci-for-v4.9/dts-p2' of git://git.kernel.org/pub/scm/linux/kernel/git/nsekhar/linux-davinci:
  ARM: dts: da850-lcdk: Add NAND to DT
This commit is contained in:
Arnd Bergmann 2016-09-19 17:38:38 +02:00
commit 590b906618

View File

@ -63,6 +63,27 @@ mcasp0_pins: pinmux_mcasp0_pins {
0x04 0x00000110 0x00000ff0
>;
};
nand_pins: nand_pins {
pinctrl-single,bits = <
/* EMA_WAIT[0], EMA_OE, EMA_WE, EMA_CS[3] */
0x1c 0x10110010 0xf0ff00f0
/*
* EMA_D[0], EMA_D[1], EMA_D[2],
* EMA_D[3], EMA_D[4], EMA_D[5],
* EMA_D[6], EMA_D[7]
*/
0x24 0x11111111 0xffffffff
/*
* EMA_D[8], EMA_D[9], EMA_D[10],
* EMA_D[11], EMA_D[12], EMA_D[13],
* EMA_D[14], EMA_D[15]
*/
0x20 0x11111111 0xffffffff
/* EMA_A[1], EMA_A[2] */
0x30 0x01100000 0x0ff00000
>;
};
};
&serial2 {
@ -136,3 +157,65 @@ &mcasp0 {
tx-num-evt = <32>;
rx-num-evt = <32>;
};
&aemif {
pinctrl-names = "default";
pinctrl-0 = <&nand_pins>;
status = "okay";
cs3 {
#address-cells = <2>;
#size-cells = <1>;
clock-ranges;
ranges;
ti,cs-chipselect = <3>;
nand@2000000,0 {
compatible = "ti,davinci-nand";
#address-cells = <1>;
#size-cells = <1>;
reg = <0 0x02000000 0x02000000
1 0x00000000 0x00008000>;
ti,davinci-chipselect = <1>;
ti,davinci-mask-ale = <0>;
ti,davinci-mask-cle = <0>;
ti,davinci-mask-chipsel = <0>;
ti,davinci-nand-buswidth = <16>;
ti,davinci-ecc-mode = "hw";
ti,davinci-ecc-bits = <4>;
ti,davinci-nand-use-bbt;
/*
* The OMAP-L132/L138 Bootloader doc SPRAB41E reads:
* "To boot from NAND Flash, the AIS should be written
* to NAND block 1 (NAND block 0 is not used by default)".
* The same doc mentions that for ROM "Silicon Revision 2.1",
* "Updated NAND boot mode to offer boot from block 0 or block 1".
* However the limitaion is left here by default for compatibility
* with older silicon and because it needs new boot pin settings
* not possible in stock LCDK.
*/
partitions {
compatible = "fixed-partitions";
#address-cells = <1>;
#size-cells = <1>;
partition@0 {
label = "u-boot env";
reg = <0 0x020000>;
};
partition@0x020000 {
/* The LCDK defaults to booting from this partition */
label = "u-boot";
reg = <0x020000 0x080000>;
};
partition@0x0a0000 {
label = "free space";
reg = <0x0a0000 0>;
};
};
};
};
};