github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-05-31 10:33:41 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

arm64: dts: st: enable ethernet1 controller on stm32mp257f-ev1

Browse Source 
ethernet1 controller is connected to the RTL8211F-CG Realtek PHY in
RGMII mode. It can either be used as a standalone Ethernet controller
or be connected to the internal TSN capable switch. For this board,
keep the standalone setup. Also enable this peripheral on the
stm32mp257f-ev1 board.

Signed-off-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
Link: https://lore.kernel.org/r/20250904-mp2_ethernet-v2-3-05a060157fb7@foss.st.com
Signed-off-by: Alexandre Torgue <alexandre.torgue@foss.st.com>
This commit is contained in:
Gatien Chevallier 2025-09-04 09:40:58 +02:00 committed by Alexandre Torgue
parent 74e42b3c59
commit 58f29beb1f
1 changed files with 24 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
arch/arm64/boot/dts/st/stm32mp257f-ev1.dts
View File

@ -19,6 +19,7 @@ / {
aliases {
ethernet0 = &ethernet2;
ethernet1 = &ethernet1;
serial0 = &usart2;
serial1 = &usart6;
};
@ -169,6 +170,29 @@ dcmipp_0: endpoint {
};
};
&ethernet1 {
pinctrl-0 = <&eth1_rgmii_pins_a &eth1_mdio_pins_a>;
pinctrl-1 = <&eth1_rgmii_sleep_pins_a &eth1_mdio_sleep_pins_a>;
pinctrl-names = "default", "sleep";
phy-handle = <&phy1_eth1>;
phy-mode = "rgmii-id";
st,ext-phyclk;
status = "okay";
mdio {
#address-cells = <1>;
#size-cells = <0>;
compatible = "snps,dwmac-mdio";
phy1_eth1: ethernet-phy@4 {
compatible = "ethernet-phy-id001c.c916";
reg = <4>;
reset-gpios = <&gpioj 9 GPIO_ACTIVE_LOW>;
reset-assert-us = <10000>;
reset-deassert-us = <80000>;
};
};
};
&ethernet2 {
pinctrl-names = "default", "sleep";
pinctrl-0 = <&eth2_rgmii_pins_a>;