dt-bindings: iommu: ti,omap-iommu: Convert to DT schema

Convert Texas Instruments OMAP2+ IOMMU from text to DT schema. Make the
'ti,hwmods' property optional and mark it deprecated as it is no longer
used, it is kept to support legacy dtbs.

Signed-off-by: Bhargav Joshi <j.bhargav.u@gmail.com>
Reviewed-by: Rob Herring (Arm) <robh@kernel.org>
Signed-off-by: Will Deacon <will@kernel.org>
This commit is contained in:
Bhargav Joshi 2026-07-08 22:21:43 +05:30 committed by Will Deacon
parent 8cdeaa50ea
commit 57f63e7082
2 changed files with 114 additions and 59 deletions

View File

@ -1,59 +0,0 @@
OMAP2+ IOMMU
Required properties:
- compatible : Should be one of,
"ti,omap2-iommu" for OMAP2/OMAP3 IOMMU instances
"ti,omap4-iommu" for OMAP4/OMAP5 IOMMU instances
"ti,dra7-dsp-iommu" for DRA7xx DSP IOMMU instances
"ti,dra7-iommu" for DRA7xx IOMMU instances
- ti,hwmods : Name of the hwmod associated with the IOMMU instance
- reg : Address space for the configuration registers
- interrupts : Interrupt specifier for the IOMMU instance
- #iommu-cells : Should be 0. OMAP IOMMUs are all "single-master" devices,
and needs no additional data in the pargs specifier. Please
also refer to the generic bindings document for more info
on this property,
Documentation/devicetree/bindings/iommu/iommu.txt
Optional properties:
- ti,#tlb-entries : Number of entries in the translation look-aside buffer.
Should be either 8 or 32 (default: 32)
- ti,iommu-bus-err-back : Indicates the IOMMU instance supports throwing
back a bus error response on MMU faults.
- ti,syscon-mmuconfig : Should be a pair of the phandle to the DSP_SYSTEM
syscon node that contains the additional control
register for enabling the MMU, and the MMU instance
number (0-indexed) within the sub-system. This property
is required for DSP IOMMU instances on DRA7xx SoCs. The
instance number should be 0 for DSP MDMA MMUs and 1 for
DSP EDMA MMUs.
Example:
/* OMAP3 ISP MMU */
mmu_isp: mmu@480bd400 {
#iommu-cells = <0>;
compatible = "ti,omap2-iommu";
reg = <0x480bd400 0x80>;
interrupts = <24>;
ti,hwmods = "mmu_isp";
ti,#tlb-entries = <8>;
};
/* DRA74x DSP2 MMUs */
mmu0_dsp2: mmu@41501000 {
compatible = "ti,dra7-dsp-iommu";
reg = <0x41501000 0x100>;
interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;
ti,hwmods = "mmu0_dsp2";
#iommu-cells = <0>;
ti,syscon-mmuconfig = <&dsp2_system 0x0>;
};
mmu1_dsp2: mmu@41502000 {
compatible = "ti,dra7-dsp-iommu";
reg = <0x41502000 0x100>;
interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>;
ti,hwmods = "mmu1_dsp2";
#iommu-cells = <0>;
ti,syscon-mmuconfig = <&dsp2_system 0x1>;
};

View File

@ -0,0 +1,114 @@
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/iommu/ti,omap-iommu.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
title: OMAP2+ IOMMU
maintainers:
- Bhargav Joshi <j.bhargav.u@gmail.com>
properties:
compatible:
enum:
- ti,omap2-iommu
- ti,omap4-iommu
- ti,dra7-dsp-iommu
- ti,dra7-iommu
reg:
maxItems: 1
interrupts:
maxItems: 1
'#iommu-cells':
const: 0
ti,#tlb-entries:
description: Number of entries in the translation look-aside buffer.
$ref: /schemas/types.yaml#/definitions/uint32
enum: [8, 32]
default: 32
ti,iommu-bus-err-back:
description:
Indicates the IOMMU instance supports throwing back a bus error response
on MMU faults.
type: boolean
ti,syscon-mmuconfig:
description:
Pair of the phandle to the DSP_SYSTEM syscon node that
contains the additional control register for enabling the MMU, and the
MMU instance number (0-indexed) within the sub-system. The instance number
should be 0 for DSP MDMA MMUs and 1 for DSP EDMA MMUs.
$ref: /schemas/types.yaml#/definitions/phandle-array
maxItems: 1
items:
items:
- description: phandle to the DSP_SYSTEM syscon node
- description: MMU instance number
enum: [0, 1]
ti,hwmods:
description: Name of the hwmod associated with the IOMMU instance
$ref: /schemas/types.yaml#/definitions/string
deprecated: true
required:
- compatible
- reg
- '#iommu-cells'
- interrupts
allOf:
- if:
properties:
compatible:
contains:
const: ti,dra7-dsp-iommu
then:
required:
- ti,syscon-mmuconfig
else:
properties:
ti,syscon-mmuconfig: false
additionalProperties: false
examples:
- |
mmu@480bd400 {
#iommu-cells = <0>;
compatible = "ti,omap2-iommu";
reg = <0x480bd400 0x80>;
interrupts = <24>;
ti,hwmods = "mmu_isp";
ti,#tlb-entries = <8>;
};
- |
#include <dt-bindings/interrupt-controller/arm-gic.h>
mmu@41501000 {
compatible = "ti,dra7-dsp-iommu";
reg = <0x41501000 0x100>;
interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;
ti,hwmods = "mmu0_dsp2";
#iommu-cells = <0>;
ti,syscon-mmuconfig = <&dsp2_system 0x0>;
};
- |
#include <dt-bindings/interrupt-controller/arm-gic.h>
mmu@41502000 {
compatible = "ti,dra7-dsp-iommu";
reg = <0x41502000 0x100>;
interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>;
ti,hwmods = "mmu1_dsp2";
#iommu-cells = <0>;
ti,syscon-mmuconfig = <&dsp2_system 0x1>;
};