mirror of
https://github.com/torvalds/linux.git
synced 2026-05-24 23:22:31 +02:00
dt-bindings: mmc: fsl-imx-esdhc: Improve grammar and fix a typo
This makes the text read a little better. Signed-off-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net> Acked-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/20230129130059.1322858-1-j.neuschaefer@gmx.net Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
This commit is contained in:
parent
418f7c2de1
commit
565e468424
|
|
@ -107,7 +107,7 @@ properties:
|
|||
Specify the number of delay cells for override mode.
|
||||
This is used to set the clock delay for DLL(Delay Line) on override mode
|
||||
to select a proper data sampling window in case the clock quality is not good
|
||||
due to signal path is too long on the board. Please refer to eSDHC/uSDHC
|
||||
because the signal path is too long on the board. Please refer to eSDHC/uSDHC
|
||||
chapter, DLL (Delay Line) section in RM for details.
|
||||
default: 0
|
||||
|
||||
|
|
@ -136,7 +136,7 @@ properties:
|
|||
Specify the increasing delay cell steps in tuning procedure.
|
||||
The uSDHC use one delay cell as default increasing step to do tuning process.
|
||||
This property allows user to change the tuning step to more than one delay
|
||||
cells which is useful for some special boards or cards when the default
|
||||
cell which is useful for some special boards or cards when the default
|
||||
tuning step can't find the proper delay window within limited tuning retries.
|
||||
default: 0
|
||||
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user