github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-06-01 19:13:47 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

ARM: dts: renesas: r9a06g032: Add second clock input to RTC

Browse Source 
The external RTC clock is populated on the RZ/N1D module, so describe it
and add a reference to the RTC node.

Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/20250604084211.28090-2-wsa+renesas@sang-engineering.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
This commit is contained in:
Wolfram Sang 2025-06-04 10:40:11 +02:00 committed by Geert Uytterhoeven
parent 4f6780c14f
commit 52c34f57fc
2 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
arch/arm/boot/dts/renesas/r9a06g032-rzn1d400-db.dts
View File

@ -171,6 +171,10 @@ &eth_miic {
renesas,miic-switch-portin = <MIIC_GMAC2_PORT>;
};
&ext_rtc_clk {
clock-frequency = <32768>;
};
&gmac2 {
status = "okay";
phy-mode = "gmii";

4
arch/arm/boot/dts/renesas/r9a06g032.dtsi
View File

@ -73,8 +73,8 @@ rtc0: rtc@40006000 {
<GIC_SPI 67 IRQ_TYPE_EDGE_RISING>,
<GIC_SPI 68 IRQ_TYPE_EDGE_RISING>;
interrupt-names = "alarm", "timer", "pps";
clocks = <&sysctrl R9A06G032_HCLK_RTC>;
clock-names = "hclk";
clocks = <&sysctrl R9A06G032_HCLK_RTC>, <&ext_rtc_clk>;
clock-names = "hclk", "xtal";
power-domains = <&sysctrl>;
status = "disabled";
};