mirror of
https://github.com/torvalds/linux.git
synced 2026-05-23 14:42:08 +02:00
- add OrangePi 6 Plus board
- one small improvement -----BEGIN PGP SIGNATURE----- iQHLBAABCgA1FiEEE9MyVaemtW1m4wM6rfNrQFP6hVAFAml0DtYXHHBldGVyLmNo ZW5AY2l4dGVjaC5jb20ACgkQrfNrQFP6hVCODAv+MKZbcHSIc5nGMl6AqIBEeg8t /yM/U2rXXkU9V+XvS9qCxFuX2CAU4Z+IZIghiwsn83a9tB0n8xVPEsuDeB27FEkC d2G9Nsb9mPUzBXEbrUo6/a3d2sD13jlhwMUwjV+SsPLHpA0rX2QkkfUnbIaZbHPp ++0FtG9YGISwEFHjU9VHTJuSg5+ok6ozgT2GpqbapglmBjc+O4Mb/ZfanCiL2ep3 QoUHPAXDCLrdViSlxlwu62LVosvYI5pB7MNclibo2L+VvUp7i4cPnhZjxZ8NwICP 0wHEIWOB2FF6sqjXrNkueunqPMf8EyO19EOwr3MMr+ZzSpRk8tpDKImj6cUVVOHj XC8ue/sy292kDfclR9bLAG/Db8aE+PqqpFPnGdhpDOTrb1WovVA8rdDcaH7OHVj9 6R6yET2Imb2ws4A8I9o4zLGH4/jtZkIDd7FX+D5hVWHo5N/OYZOaETOrfefwWVmJ mbGS2PFkJw6N70FgS0C0FWSyIP8PFXQGos9+W/1t =bCpG -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAml6TJUACgkQmmx57+YA GNmfJhAAre8gIj6FS6gr0Prw3R8qootQnuEX5o0jw4a+1CoGUIF8/Hie8qJLHpKk IdDN4eYtI/OeHcjf0JlSlx8SzAFdBAaS//IqURrRCWfB8uS9MNw9hJHnaaQJWtf7 c/9nahikw/dC+1oAMulSx166w361UWdQdAOGtwq2kwmLvqI9tOUvl/uXfQA3tqTL vQh0eVNWCQlSoGNYsiTBDYIRipXOlvycEggIFlbTu6lwFfH/HlmEY9A+qJ63nBFJ jKV/BgYe91OSnmsALZwpwLFQJ980yS1O+VN47PkcjoNbjDYBqZKR60eMShC+EoRj GqVrtwdrDVtyBNta0wUCWqESGQ4sggu05fQVt0qcgXglh26LPn89dWRaaBkWRhdx bRK/kKhksQyDIoaxY6m/5ehFBQ0OzWZALDDjaFS6SlhJlsg81xaPBJjp5AWfrt7C JosKP5nNABWWxQPXm8BOHw3l+PQUM8FTQdvEh1Ij5mxT6BMcv/Rz5u9nY3Gcf3IQ 4WweFC7VDzrC/yrsGdSz6fovIhue5AiNN1cRJEXMUYG5FXbbSCeKD1fKg6BlCK5Y XfTxFhrSmQ5GZ+Rx7Fv1yxeTY2HySUd3b0I1GP3UV/3d+2Z8/XG0ZK76eybsfT/X VnZ+ljUbWJJRgvMsOAoQb1kQZRPzfYrCG85jof8KNp1T58l0BHE= =BpW0 -----END PGP SIGNATURE----- Merge tag 'cix-dt-v6.20-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/peter.chen/cix into soc/dt - add OrangePi 6 Plus board - one small improvement * tag 'cix-dt-v6.20-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/peter.chen/cix: arm64: dts: cix: Add OrangePi 6 Plus board support arm64: dts: cix: Use lowercase hex Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
commit
52c1a896a9
|
|
@ -1,2 +1,3 @@
|
|||
# SPDX-License-Identifier: GPL-2.0
|
||||
dtb-$(CONFIG_ARCH_CIX) += sky1-orion-o6.dtb
|
||||
dtb-$(CONFIG_ARCH_CIX) += sky1-xcp.dtb
|
||||
|
|
|
|||
83
arch/arm64/boot/dts/cix/sky1-xcp.dts
Normal file
83
arch/arm64/boot/dts/cix/sky1-xcp.dts
Normal file
|
|
@ -0,0 +1,83 @@
|
|||
// SPDX-License-Identifier: BSD-3-Clause
|
||||
/*
|
||||
* Copyright 2025 Cix Technology Group Co., Ltd.
|
||||
*
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "sky1.dtsi"
|
||||
#include "sky1-pinfunc.h"
|
||||
|
||||
/ {
|
||||
model = "Xunlong,OrangePi 6 Plus";
|
||||
compatible = "xunlong,orangepi-6-plus", "cix,sky1";
|
||||
|
||||
aliases {
|
||||
serial2 = &uart2;
|
||||
};
|
||||
|
||||
chosen {
|
||||
stdout-path = &uart2;
|
||||
};
|
||||
|
||||
reserved-memory {
|
||||
#address-cells = <2>;
|
||||
#size-cells = <2>;
|
||||
ranges;
|
||||
|
||||
linux,cma {
|
||||
compatible = "shared-dma-pool";
|
||||
reusable;
|
||||
size = <0x0 0x28000000>;
|
||||
linux,cma-default;
|
||||
};
|
||||
};
|
||||
|
||||
};
|
||||
|
||||
&iomuxc {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pinctrl_hog>;
|
||||
|
||||
pinctrl_hog: hog-cfg {
|
||||
pins {
|
||||
pinmux = <CIX_PAD_GPIO144_FUNC_GPIO144>,
|
||||
<CIX_PAD_GPIO145_FUNC_GPIO145>,
|
||||
<CIX_PAD_GPIO146_FUNC_GPIO146>,
|
||||
<CIX_PAD_GPIO147_FUNC_GPIO147>;
|
||||
bias-pull-down;
|
||||
drive-strength = <8>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&iomuxc_s5 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pinctrl_hog_s5>;
|
||||
|
||||
pinctrl_hog_s5: hog-s5-cfg {
|
||||
pins {
|
||||
pinmux = <CIX_PAD_GPIO014_FUNC_GPIO014>;
|
||||
bias-pull-up;
|
||||
drive-strength = <8>;
|
||||
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&pcie_x8_rc {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&pcie_x2_rc {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&pcie_x1_1_rc {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&uart2 {
|
||||
status = "okay";
|
||||
};
|
||||
|
|
@ -523,7 +523,7 @@ pcie_x1_1_rc: pcie@a0e0000 {
|
|||
reg-names = "reg", "cfg", "rcsu_strap", "rcsu_status", "msg";
|
||||
ranges = <0x01000000 0x0 0x38100000 0x0 0x38100000 0x0 0x00100000>,
|
||||
<0x02000000 0x0 0x38200000 0x0 0x38200000 0x0 0x07e00000>,
|
||||
<0x43000000 0x0C 0x00000000 0x0C 0x00000000 0x04 0x00000000>;
|
||||
<0x43000000 0x0c 0x00000000 0x0c 0x00000000 0x04 0x00000000>;
|
||||
#address-cells = <3>;
|
||||
#size-cells = <2>;
|
||||
bus-range = <0x30 0x5f>;
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user