mirror of
https://github.com/torvalds/linux.git
synced 2026-07-27 01:32:21 +02:00
phy: qcom-qmp: Add missing QSERDES COM v2 registers
A few registers that could be used by phy-qcom-qmp drivers are missing from qserdes-com-v2 header. Add them. Signed-off-by: Shawn Guo <shengchao.guo@oss.qualcomm.com> Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com> Link: https://patch.msgid.link/20260314051325.198137-2-shengchao.guo@oss.qualcomm.com Signed-off-by: Vinod Koul <vkoul@kernel.org>
This commit is contained in:
parent
18af47764d
commit
52595824b0
|
|
@ -34,6 +34,7 @@
|
|||
#define QSERDES_V2_COM_LOCK_CMP3_MODE1 0x060
|
||||
#define QSERDES_V2_COM_EP_CLOCK_DETECT_CTR 0x068
|
||||
#define QSERDES_V2_COM_SYSCLK_DET_COMP_STATUS 0x06c
|
||||
#define QSERDES_V2_COM_BG_TRIM 0x070
|
||||
#define QSERDES_V2_COM_CLK_EP_DIV 0x074
|
||||
#define QSERDES_V2_COM_CP_CTRL_MODE0 0x078
|
||||
#define QSERDES_V2_COM_CP_CTRL_MODE1 0x07c
|
||||
|
|
@ -47,6 +48,7 @@
|
|||
#define QSERDES_V2_COM_CML_SYSCLK_SEL 0x0b0
|
||||
#define QSERDES_V2_COM_RESETSM_CNTRL 0x0b4
|
||||
#define QSERDES_V2_COM_RESETSM_CNTRL2 0x0b8
|
||||
#define QSERDES_V2_COM_RESCODE_DIV_NUM 0x0c4
|
||||
#define QSERDES_V2_COM_LOCK_CMP_EN 0x0c8
|
||||
#define QSERDES_V2_COM_LOCK_CMP_CFG 0x0cc
|
||||
#define QSERDES_V2_COM_DEC_START_MODE0 0x0d0
|
||||
|
|
@ -83,6 +85,7 @@
|
|||
#define QSERDES_V2_COM_RESTRIM_CODE_STATUS 0x164
|
||||
#define QSERDES_V2_COM_PLLCAL_CODE1_STATUS 0x168
|
||||
#define QSERDES_V2_COM_PLLCAL_CODE2_STATUS 0x16c
|
||||
#define QSERDES_V2_COM_BG_CTRL 0x170
|
||||
#define QSERDES_V2_COM_CLK_SELECT 0x174
|
||||
#define QSERDES_V2_COM_HSCLK_SEL 0x178
|
||||
#define QSERDES_V2_COM_INTEGLOOP_BINCODE_STATUS 0x17c
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user