mirror of
https://github.com/torvalds/linux.git
synced 2026-06-05 04:56:13 +02:00
drm/etnaviv: update hardware headers from rnndb
Update the state HI header from the rnndb commit
640a009e7e66 ("rnndb: fix AXI1_TOTAL_REQUEST_COUNT").
Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
This commit is contained in:
Lucas Stach
parent
49b5ff4c11
commit
50f79da49e
|
|
@ -8,17 +8,17 @@ This file was generated by the rules-ng-ng headergen tool in this git repository
|
|||
git clone git://0x04.net/rules-ng-ng
|
||||
|
||||
The rules-ng-ng source files this header was generated from are:
|
||||
- state.xml ( 26666 bytes, from 2019-12-20 21:20:35)
|
||||
- common.xml ( 35468 bytes, from 2018-02-10 13:09:26)
|
||||
- common_3d.xml ( 15058 bytes, from 2019-12-28 20:02:03)
|
||||
- state_hi.xml ( 30552 bytes, from 2019-12-28 20:02:48)
|
||||
- copyright.xml ( 1597 bytes, from 2018-02-10 13:09:26)
|
||||
- state_2d.xml ( 51552 bytes, from 2018-02-10 13:09:26)
|
||||
- state_3d.xml ( 83098 bytes, from 2019-12-28 20:02:03)
|
||||
- state_blt.xml ( 14252 bytes, from 2019-10-20 19:59:15)
|
||||
- state_vg.xml ( 5975 bytes, from 2018-02-10 13:09:26)
|
||||
- state.xml ( 27198 bytes, from 2022-04-22 10:35:24)
|
||||
- common.xml ( 35468 bytes, from 2020-10-28 12:56:03)
|
||||
- common_3d.xml ( 15058 bytes, from 2020-10-28 12:56:03)
|
||||
- state_hi.xml ( 34804 bytes, from 2022-12-02 09:06:28)
|
||||
- copyright.xml ( 1597 bytes, from 2020-10-28 12:56:03)
|
||||
- state_2d.xml ( 51552 bytes, from 2020-10-28 12:56:03)
|
||||
- state_3d.xml ( 84445 bytes, from 2022-11-15 15:59:38)
|
||||
- state_blt.xml ( 14424 bytes, from 2022-11-07 11:18:41)
|
||||
- state_vg.xml ( 5975 bytes, from 2020-10-28 12:56:03)
|
||||
|
||||
Copyright (C) 2012-2019 by the following authors:
|
||||
Copyright (C) 2012-2022 by the following authors:
|
||||
- Wladimir J. van der Laan <laanwj@gmail.com>
|
||||
- Christian Gmeiner <christian.gmeiner@gmail.com>
|
||||
- Lucas Stach <l.stach@pengutronix.de>
|
||||
|
|
@ -321,16 +321,16 @@ DEALINGS IN THE SOFTWARE.
|
|||
#define VIVS_MMUv2_CONFIGURATION_ADDRESS(x) (((x) << VIVS_MMUv2_CONFIGURATION_ADDRESS__SHIFT) & VIVS_MMUv2_CONFIGURATION_ADDRESS__MASK)
|
||||
|
||||
#define VIVS_MMUv2_STATUS 0x00000188
|
||||
#define VIVS_MMUv2_STATUS_EXCEPTION0__MASK 0x00000003
|
||||
#define VIVS_MMUv2_STATUS_EXCEPTION0__MASK 0x0000000f
|
||||
#define VIVS_MMUv2_STATUS_EXCEPTION0__SHIFT 0
|
||||
#define VIVS_MMUv2_STATUS_EXCEPTION0(x) (((x) << VIVS_MMUv2_STATUS_EXCEPTION0__SHIFT) & VIVS_MMUv2_STATUS_EXCEPTION0__MASK)
|
||||
#define VIVS_MMUv2_STATUS_EXCEPTION1__MASK 0x00000030
|
||||
#define VIVS_MMUv2_STATUS_EXCEPTION1__MASK 0x000000f0
|
||||
#define VIVS_MMUv2_STATUS_EXCEPTION1__SHIFT 4
|
||||
#define VIVS_MMUv2_STATUS_EXCEPTION1(x) (((x) << VIVS_MMUv2_STATUS_EXCEPTION1__SHIFT) & VIVS_MMUv2_STATUS_EXCEPTION1__MASK)
|
||||
#define VIVS_MMUv2_STATUS_EXCEPTION2__MASK 0x00000300
|
||||
#define VIVS_MMUv2_STATUS_EXCEPTION2__MASK 0x00000f00
|
||||
#define VIVS_MMUv2_STATUS_EXCEPTION2__SHIFT 8
|
||||
#define VIVS_MMUv2_STATUS_EXCEPTION2(x) (((x) << VIVS_MMUv2_STATUS_EXCEPTION2__SHIFT) & VIVS_MMUv2_STATUS_EXCEPTION2__MASK)
|
||||
#define VIVS_MMUv2_STATUS_EXCEPTION3__MASK 0x00003000
|
||||
#define VIVS_MMUv2_STATUS_EXCEPTION3__MASK 0x0000f000
|
||||
#define VIVS_MMUv2_STATUS_EXCEPTION3__SHIFT 12
|
||||
#define VIVS_MMUv2_STATUS_EXCEPTION3(x) (((x) << VIVS_MMUv2_STATUS_EXCEPTION3__SHIFT) & VIVS_MMUv2_STATUS_EXCEPTION3__MASK)
|
||||
|
||||
|
|
@ -465,7 +465,13 @@ DEALINGS IN THE SOFTWARE.
|
|||
#define VIVS_MC_PROFILE_CONFIG0 0x00000470
|
||||
#define VIVS_MC_PROFILE_CONFIG0_FE__MASK 0x000000ff
|
||||
#define VIVS_MC_PROFILE_CONFIG0_FE__SHIFT 0
|
||||
#define VIVS_MC_PROFILE_CONFIG0_FE_DRAW_COUNT 0x0000000a
|
||||
#define VIVS_MC_PROFILE_CONFIG0_FE_OUT_VERTEX_COUNT 0x0000000b
|
||||
#define VIVS_MC_PROFILE_CONFIG0_FE_CACHE_MISS_COUNT 0x0000000c
|
||||
#define VIVS_MC_PROFILE_CONFIG0_FE_RESET 0x0000000f
|
||||
#define VIVS_MC_PROFILE_CONFIG0_FE_CACHE_LK_COUNT 0x00000010
|
||||
#define VIVS_MC_PROFILE_CONFIG0_FE_STALL_COUNT 0x00000011
|
||||
#define VIVS_MC_PROFILE_CONFIG0_FE_PROCESS_COUNT 0x00000012
|
||||
#define VIVS_MC_PROFILE_CONFIG0_DE__MASK 0x0000ff00
|
||||
#define VIVS_MC_PROFILE_CONFIG0_DE__SHIFT 8
|
||||
#define VIVS_MC_PROFILE_CONFIG0_DE_RESET 0x00000f00
|
||||
|
|
@ -499,11 +505,14 @@ DEALINGS IN THE SOFTWARE.
|
|||
#define VIVS_MC_PROFILE_CONFIG1_PA_DEPTH_CLIPPED_COUNTER 0x00000006
|
||||
#define VIVS_MC_PROFILE_CONFIG1_PA_TRIVIAL_REJECTED_COUNTER 0x00000007
|
||||
#define VIVS_MC_PROFILE_CONFIG1_PA_CULLED_COUNTER 0x00000008
|
||||
#define VIVS_MC_PROFILE_CONFIG1_PA_DROPED_PRIM_COUNTER 0x00000009
|
||||
#define VIVS_MC_PROFILE_CONFIG1_PA_FRUSTUM_CLIPPED_PRIM_COUNTER 0x0000000a
|
||||
#define VIVS_MC_PROFILE_CONFIG1_PA_RESET 0x0000000f
|
||||
#define VIVS_MC_PROFILE_CONFIG1_SE__MASK 0x0000ff00
|
||||
#define VIVS_MC_PROFILE_CONFIG1_SE__SHIFT 8
|
||||
#define VIVS_MC_PROFILE_CONFIG1_SE_CULLED_TRIANGLE_COUNT 0x00000000
|
||||
#define VIVS_MC_PROFILE_CONFIG1_SE_CULLED_LINES_COUNT 0x00000100
|
||||
#define VIVS_MC_PROFILE_CONFIG1_SE_TRIVIAL_REJECTED_LINE_COUNT 0x00000400
|
||||
#define VIVS_MC_PROFILE_CONFIG1_SE_RESET 0x00000f00
|
||||
#define VIVS_MC_PROFILE_CONFIG1_RA__MASK 0x00ff0000
|
||||
#define VIVS_MC_PROFILE_CONFIG1_RA__SHIFT 16
|
||||
|
|
@ -515,6 +524,8 @@ DEALINGS IN THE SOFTWARE.
|
|||
#define VIVS_MC_PROFILE_CONFIG1_RA_PREFETCH_CACHE_MISS_COUNTER 0x000a0000
|
||||
#define VIVS_MC_PROFILE_CONFIG1_RA_CULLED_QUAD_COUNT 0x000b0000
|
||||
#define VIVS_MC_PROFILE_CONFIG1_RA_RESET 0x000f0000
|
||||
#define VIVS_MC_PROFILE_CONFIG1_RA_PIPE_HZ_CACHE_MISS_COUNTER 0x00110000
|
||||
#define VIVS_MC_PROFILE_CONFIG1_RA_PREFETCH_HZ_CACHE_MISS_COUNTER 0x00120000
|
||||
#define VIVS_MC_PROFILE_CONFIG1_TX__MASK 0xff000000
|
||||
#define VIVS_MC_PROFILE_CONFIG1_TX__SHIFT 24
|
||||
#define VIVS_MC_PROFILE_CONFIG1_TX_TOTAL_BILINEAR_REQUESTS 0x00000000
|
||||
|
|
@ -535,13 +546,48 @@ DEALINGS IN THE SOFTWARE.
|
|||
#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_8B_FROM_PIPELINE 0x00000001
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_8B_FROM_IP 0x00000002
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_WRITE_REQ_8B_FROM_PIPELINE 0x00000003
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_RESET 0x0000000f
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_SENTOUT_FROM_COLORPIPE 0x00000004
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_WRITE_REQ_FROM_COLORPIPE 0x00000005
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_8B_FROM_DEPTHPIPE 0x00000007
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_8B_SENTOUT_FROM_DEPTHPIPE 0x00000008
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_WRITE_REQ_8B_FROM_DEPTHPIPE 0x00000009
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_SENTOUT_FROM_DEPTHPIPE 0x0000000a
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_WRITE_REQ_FROM_DEPTHPIPE 0x0000000b
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_8B_FROM_OTHERS 0x0000000c
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_WRITE_REQ_8B_FROM_OTHERS 0x0000000d
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_FROM_OTHERS 0x0000000e
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_WRITE_REQ_FROM_OTHERS 0x0000000f
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_FE_READ_BANDWIDTH 0x00000015
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_MMU_READ_BANDWIDTH 0x00000016
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_BLT_READ_BANDWIDTH 0x00000017
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_SH0_READ_BANDWIDTH 0x00000018
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_SH1_READ_BANDWIDTH 0x00000019
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_PE_WRITE_BANDWIDTH 0x0000001a
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_BLT_WRITE_BANDWIDTH 0x0000001b
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_SH0_WRITE_BANDWIDTH 0x0000001c
|
||||
#define VIVS_MC_PROFILE_CONFIG2_MC_SH1_WRITE_BANDWIDTH 0x0000001d
|
||||
#define VIVS_MC_PROFILE_CONFIG2_HI__MASK 0x0000ff00
|
||||
#define VIVS_MC_PROFILE_CONFIG2_HI__SHIFT 8
|
||||
#define VIVS_MC_PROFILE_CONFIG2_HI_AXI_CYCLES_READ_REQUEST_STALLED 0x00000000
|
||||
#define VIVS_MC_PROFILE_CONFIG2_HI_AXI_CYCLES_WRITE_REQUEST_STALLED 0x00000100
|
||||
#define VIVS_MC_PROFILE_CONFIG2_HI_AXI_CYCLES_WRITE_DATA_STALLED 0x00000200
|
||||
#define VIVS_MC_PROFILE_CONFIG2_HI_RESET 0x00000f00
|
||||
#define VIVS_MC_PROFILE_CONFIG2_L2__MASK 0x00ff0000
|
||||
#define VIVS_MC_PROFILE_CONFIG2_L2__SHIFT 16
|
||||
#define VIVS_MC_PROFILE_CONFIG2_L2_TOTAL_AXI0_READ_REQUEST_COUNT 0x00000000
|
||||
#define VIVS_MC_PROFILE_CONFIG2_L2_TOTAL_AXI0_WRITE_REQUEST_COUNT 0x00040000
|
||||
#define VIVS_MC_PROFILE_CONFIG2_L2_TOTAL_AXI1_WRITE_REQUEST_COUNT 0x00050000
|
||||
#define VIVS_MC_PROFILE_CONFIG2_L2_TOTAL_READ_TRANSACTIONS_REQUEST_BY_AXI0 0x00080000
|
||||
#define VIVS_MC_PROFILE_CONFIG2_L2_TOTAL_READ_TRANSACTIONS_REQUEST_BY_AXI1 0x00090000
|
||||
#define VIVS_MC_PROFILE_CONFIG2_L2_TOTAL_WRITE_TRANSACTIONS_REQUEST_BY_AXI0 0x000c0000
|
||||
#define VIVS_MC_PROFILE_CONFIG2_L2_TOTAL_WRITE_TRANSACTIONS_REQUEST_BY_AXI1 0x000d0000
|
||||
#define VIVS_MC_PROFILE_CONFIG2_L2_RESET 0x000f0000
|
||||
#define VIVS_MC_PROFILE_CONFIG2_L2_AXI0_MINMAX_LATENCY 0x00100000
|
||||
#define VIVS_MC_PROFILE_CONFIG2_L2_AXI0_TOTAL_LATENCY 0x00110000
|
||||
#define VIVS_MC_PROFILE_CONFIG2_L2_AXI0_TOTAL_REQUEST_COUNT 0x00120000
|
||||
#define VIVS_MC_PROFILE_CONFIG2_L2_AXI1_MINMAX_LATENCY 0x00130000
|
||||
#define VIVS_MC_PROFILE_CONFIG2_L2_AXI1_TOTAL_LATENCY 0x00140000
|
||||
#define VIVS_MC_PROFILE_CONFIG2_L2_AXI1_TOTAL_REQUEST_COUNT 0x00150000
|
||||
#define VIVS_MC_PROFILE_CONFIG2_BLT__MASK 0xff000000
|
||||
#define VIVS_MC_PROFILE_CONFIG2_BLT__SHIFT 24
|
||||
#define VIVS_MC_PROFILE_CONFIG2_BLT_UNK0 0x00000000
|
||||
|
|
@ -566,5 +612,13 @@ DEALINGS IN THE SOFTWARE.
|
|||
|
||||
#define VIVS_MC_PROFILE_L2_READ 0x00000564
|
||||
|
||||
#define VIVS_MC_MC_LATENCY_RESET 0x00000568
|
||||
|
||||
#define VIVS_MC_MC_AXI_MAX_MIN_LATENCY 0x0000056c
|
||||
|
||||
#define VIVS_MC_MC_AXI_TOTAL_LATENCY 0x00000570
|
||||
|
||||
#define VIVS_MC_MC_AXI_SAMPLE_COUNT 0x00000574
|
||||
|
||||
|
||||
#endif /* STATE_HI_XML */
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user