mirror of
https://github.com/torvalds/linux.git
synced 2026-09-26 10:02:02 +02:00
arm64: dts: ti: var-som-am62p: fix Ethernet PHY configuration
Fix the Ethernet device tree description on the VAR-SOM-AM62P. Enable the CPSW Ethernet controller and correct the Ethernet PHY description by modelling the PHY power supply and adding the required board-specific PHY properties. Signed-off-by: Stefano Radaelli <stefano.r@variscite.com> Link: https://patch.msgid.link/4d1ba0d1b9bd4957224213cf17dca93392788e03.1782680023.git.stefano.r@variscite.com Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com>
This commit is contained in:
parent
acb4cd35db
commit
4b92d84c6c
|
|
@ -113,6 +113,15 @@ reg_3v3_phy: regulator-3v3-phy {
|
|||
regulator-always-on;
|
||||
};
|
||||
|
||||
reg_eth_phy_vdd: regulator-eth-vdd {
|
||||
compatible = "regulator-fixed";
|
||||
regulator-name = "reg_eth_phy_vdd";
|
||||
regulator-min-microvolt = <3300000>;
|
||||
regulator-max-microvolt = <3300000>;
|
||||
gpio = <&main_gpio0 46 GPIO_ACTIVE_HIGH>;
|
||||
enable-active-high;
|
||||
};
|
||||
|
||||
sound {
|
||||
compatible = "simple-audio-card";
|
||||
simple-audio-card,bitclock-master = <&codec_dai>;
|
||||
|
|
@ -149,6 +158,7 @@ &audio_refclk1 {
|
|||
&cpsw3g {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pinctrl_rgmii1>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&cpsw3g_mdio {
|
||||
|
|
@ -159,9 +169,9 @@ &cpsw3g_mdio {
|
|||
cpsw3g_phy0: ethernet-phy@4 {
|
||||
compatible = "ethernet-phy-id0283.bc30";
|
||||
reg = <4>;
|
||||
reset-gpios = <&main_gpio0 46 GPIO_ACTIVE_LOW>;
|
||||
reset-assert-us = <10000>;
|
||||
reset-deassert-us = <100000>;
|
||||
bootph-all;
|
||||
enet-phy-lane-no-swap;
|
||||
vdd-supply = <®_eth_phy_vdd>;
|
||||
};
|
||||
};
|
||||
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user