mirror of
https://github.com/torvalds/linux.git
synced 2026-06-08 06:25:52 +02:00
arm: dts: adjust opp-table by leakage for rk322x SoCs
Change-Id: Id24f82d037866502596a74f16ee5e414bc64256a Signed-off-by: Liang Chen <cl@rock-chips.com>
This commit is contained in:
parent
e959f14c5c
commit
47e4722af1
|
|
@ -50,8 +50,8 @@ cpu0_opp_table: opp_table0 {
|
|||
clocks = <&cru PLL_APLL>;
|
||||
rockchip,max-volt = <1350000>;
|
||||
rockchip,leakage-voltage-sel = <
|
||||
1 4 0
|
||||
5 254 1
|
||||
1 8 0
|
||||
9 254 1
|
||||
>;
|
||||
nvmem-cells = <&cpu_leakage>;
|
||||
nvmem-cell-names = "cpu_leakage";
|
||||
|
|
@ -96,8 +96,8 @@ opp-1296000000 {
|
|||
};
|
||||
opp-1392000000 {
|
||||
opp-hz = /bits/ 64 <1392000000>;
|
||||
opp-microvolt = <1375000 1375000 1400000>;
|
||||
opp-microvolt-L0 = <1375000 1375000 1400000>;
|
||||
opp-microvolt = <1350000 1350000 1400000>;
|
||||
opp-microvolt-L0 = <1350000 1350000 1400000>;
|
||||
opp-microvolt-L1 = <1325000 1325000 1400000>;
|
||||
};
|
||||
opp-1464000000 {
|
||||
|
|
|
|||
|
|
@ -109,8 +109,8 @@ cpu0_opp_table: opp_table0 {
|
|||
clocks = <&cru PLL_APLL>;
|
||||
rockchip,max-volt = <1350000>;
|
||||
rockchip,leakage-voltage-sel = <
|
||||
1 4 0
|
||||
5 254 1
|
||||
1 8 0
|
||||
9 254 1
|
||||
>;
|
||||
nvmem-cells = <&cpu_leakage>;
|
||||
nvmem-cell-names = "cpu_leakage";
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user