mirror of
https://github.com/torvalds/linux.git
synced 2026-07-28 10:09:10 +02:00
drm/amd/display: Add ADDR3 swizzle modes
[Why] New swizzle modes are needed for ADDR3 block support. [How] Add DC_ADDR3_SW_64KB_2D_Z and DC_ADDR3_SW_256KB_2D_Z enum values to dc_hw_types.h. Reviewed-by: Ilya Bakoulin <ilya.bakoulin@amd.com> Signed-off-by: Wenxian Wang <wenxian.wang@amd.com> Signed-off-by: Ivan Lipski <ivan.lipski@amd.com> Tested-by: Dan Wheeler <daniel.wheeler@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
ba4caa9fec
commit
468b02d3f2
|
|
@ -346,7 +346,9 @@ enum swizzle_mode_addr3_values {
|
|||
DC_ADDR3_SW_4KB_3D = 5,
|
||||
DC_ADDR3_SW_64KB_3D = 6,
|
||||
DC_ADDR3_SW_256KB_3D = 7,
|
||||
DC_ADDR3_SW_MAX = 8,
|
||||
DC_ADDR3_SW_64KB_2D_Z = 8,
|
||||
DC_ADDR3_SW_256KB_2D_Z = 9,
|
||||
DC_ADDR3_SW_MAX = 10,
|
||||
DC_ADDR3_SW_UNKNOWN = DC_ADDR3_SW_MAX
|
||||
};
|
||||
|
||||
|
|
|
|||
|
|
@ -617,7 +617,9 @@ bool hubbub401_dcc_support_swizzle(
|
|||
swizzle_supported = true;
|
||||
break;
|
||||
case DC_ADDR3_SW_64KB_2D:
|
||||
case DC_ADDR3_SW_64KB_2D_Z:
|
||||
case DC_ADDR3_SW_256KB_2D:
|
||||
case DC_ADDR3_SW_256KB_2D_Z:
|
||||
swizzle_supported = true;
|
||||
break;
|
||||
default:
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user