Fix for the recently added i2s clocks, to make it backwards compatible

with the existing devicetrees.
 -----BEGIN PGP SIGNATURE-----
 
 iQFEBAABCAAuFiEE7v+35S2Q1vLNA3Lx86Z5yZzRHYEFAmpikiMQHGhlaWtvQHNu
 dGVjaC5kZQAKCRDzpnnJnNEdgTGDB/wOp7Uxd2tfl7yye9dRbB4iguPfMpglFv6W
 MEnEkScHs+eQ2suNsLowagiUK9by7lbN9DvF7QAqH9Y23H6OxvMQobU9EIYMvkwZ
 J2cfGHx/bi8n/K82Po9UPAxXPaB0OjFNxI08FXoEWrE1Li3PdtiaJ/tacCyDjnk1
 y+zWXnYTA33vZXQTpNvmOVjmJ1qdkBVRzfdqfzwuX7Sz/VKtbueCxUiDrM2GxUr8
 AGdDz5BsRbVmJVRJJcLnEzI+MpMKJIS7g1dyuJpvXGOY0gJN/+I4mlgGOmlqwJK/
 C83ql8qJxXEDwohrQeaWK3SKeoAGqJRyCrC6nijwjbSSc3zsCma5
 =CIkN
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQJIBAABCAAyFiEE9L57QeeUxqYDyoaDrQKIl8bklSUFAmp6ErIUHHN3Ym95ZEBj
 aHJvbWl1bS5vcmcACgkQrQKIl8bklSUCiRAApJ/YXrVxpjHV04HzyMB0SyQu5v/l
 tjCWrgIPz3PcgjmkpK6ncAr3Hyhx4Ohhr8exM8Vdd2AavHwYgOipsJtmj0L83MtG
 Kq7GR2tYH2D3iheAafD1y5qInvF51cc+WGTAAWmVQSr9QIHikARCtYFuc6QqmYlP
 P67scZ7yIOFt6Co9t8qZ2suQ8tal9fmbcWv//zAo6416hh6IAz7MkImGgfeP4wFB
 acRnzfq1PnF3wMv9NIyAlFk1Z05kXyT4S+Rcsr+nYaZI40MdmXYoC/Tr8EEF0FXC
 LPYieoJcSQqn8EZqkOWyf9ReDVSl90s0ezMvAI/wi/l3c5MCWw4FOZBiEtpVGaJI
 a77Yp9JVQ/gOV7nJjwNjajekPI8hKMN7zFZyKzvtT4Euf93+YwWn4urvdh/Lt2EX
 Vw4nR37sG760s0A4VhRVWoXXxc+bjZzyy+3Sxp58dX5i+rTM8AeMkvnf+jVDlZYu
 mW1gVG3Oi3dhYTe0HzwQR6CesMTUW0wT6ZbeeksxrhKhUMDABhkWEOVyxAcvvgzJ
 F0fyfWKT/DK3MG4WUppPHqIGcEOL+BdZi+fyohT72+9EqNw79p3v7Kfs/LzM68p0
 O/VexKV9PhIsGmt95qjGzn8ubHqulKadO//GPb98H0sZItPc1+4Ktp/KCmc2RUfp
 e81R02R7EbCB2a4=
 =T1ds
 -----END PGP SIGNATURE-----

Merge tag 'v7.2-rockchip-clkfixes1' of https://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip into clk-fixes

Pull a Rockchip clk driver fix from Heiko Stuebner:

 - Fix for the recently added Rockchip rk3588 i2s clocks, to make
   it backwards compatible with the existing devicetrees

* tag 'v7.2-rockchip-clkfixes1' of https://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip:
  clk: rockchip: rk3588: don't disable unused I2S MCLK output gates
This commit is contained in:
Stephen Boyd 2026-08-10 11:03:35 -07:00
commit 46438586fc

View File

@ -895,7 +895,7 @@ static struct rockchip_clk_branch rk3588_early_clk_branches[] __initdata = {
MUX(I2S2_2CH_MCLKOUT, "i2s2_2ch_mclkout", i2s2_2ch_mclkout_p, CLK_SET_RATE_PARENT,
RK3588_CLKSEL_CON(30), 2, 1, MFLAGS),
GATE_GRF(I2S2_2CH_MCLKOUT_TO_IO, "i2s2_2ch_mclkout_to_io", "i2s2_2ch_mclkout",
0, RK3588_SYSGRF_SOC_CON6, 2, GFLAGS, grf_type_sys),
CLK_IGNORE_UNUSED, RK3588_SYSGRF_SOC_CON6, 2, GFLAGS, grf_type_sys),
COMPOSITE(CLK_I2S3_2CH_SRC, "clk_i2s3_2ch_src", gpll_aupll_p, 0,
RK3588_CLKSEL_CON(30), 8, 1, MFLAGS, 3, 5, DFLAGS,
@ -912,7 +912,7 @@ static struct rockchip_clk_branch rk3588_early_clk_branches[] __initdata = {
MUX(I2S3_2CH_MCLKOUT, "i2s3_2ch_mclkout", i2s3_2ch_mclkout_p, CLK_SET_RATE_PARENT,
RK3588_CLKSEL_CON(32), 2, 1, MFLAGS),
GATE_GRF(I2S3_2CH_MCLKOUT_TO_IO, "i2s3_2ch_mclkout_to_io", "i2s3_2ch_mclkout",
0, RK3588_SYSGRF_SOC_CON6, 7, GFLAGS, grf_type_sys),
CLK_IGNORE_UNUSED, RK3588_SYSGRF_SOC_CON6, 7, GFLAGS, grf_type_sys),
GATE(PCLK_ACDCDIG, "pclk_acdcdig", "pclk_audio_root", 0,
RK3588_CLKGATE_CON(7), 11, GFLAGS),
GATE(HCLK_I2S0_8CH, "hclk_i2s0_8ch", "hclk_audio_root", 0,
@ -942,7 +942,7 @@ static struct rockchip_clk_branch rk3588_early_clk_branches[] __initdata = {
MUX(I2S0_8CH_MCLKOUT, "i2s0_8ch_mclkout", i2s0_8ch_mclkout_p, CLK_SET_RATE_PARENT,
RK3588_CLKSEL_CON(28), 2, 2, MFLAGS),
GATE_GRF(I2S0_8CH_MCLKOUT_TO_IO, "i2s0_8ch_mclkout_to_io", "i2s0_8ch_mclkout",
0, RK3588_SYSGRF_SOC_CON6, 0, GFLAGS, grf_type_sys),
CLK_IGNORE_UNUSED, RK3588_SYSGRF_SOC_CON6, 0, GFLAGS, grf_type_sys),
GATE(HCLK_PDM1, "hclk_pdm1", "hclk_audio_root", 0,
RK3588_CLKGATE_CON(9), 6, GFLAGS),
@ -2229,7 +2229,7 @@ static struct rockchip_clk_branch rk3588_early_clk_branches[] __initdata = {
MUX(I2S1_8CH_MCLKOUT, "i2s1_8ch_mclkout", i2s1_8ch_mclkout_p, CLK_SET_RATE_PARENT,
RK3588_PMU_CLKSEL_CON(9), 2, 2, MFLAGS),
GATE_GRF(I2S1_8CH_MCLKOUT_TO_IO, "i2s1_8ch_mclkout_to_io", "i2s1_8ch_mclkout",
0, RK3588_SYSGRF_SOC_CON6, 1, GFLAGS, grf_type_sys),
CLK_IGNORE_UNUSED, RK3588_SYSGRF_SOC_CON6, 1, GFLAGS, grf_type_sys),
GATE(PCLK_PMU1, "pclk_pmu1", "pclk_pmu0_root", CLK_IS_CRITICAL,
RK3588_PMU_CLKGATE_CON(1), 0, GFLAGS),
GATE(CLK_DDR_FAIL_SAFE, "clk_ddr_fail_safe", "clk_pmu0", CLK_IGNORE_UNUSED,