mirror of
https://github.com/torvalds/linux.git
synced 2026-05-28 09:04:39 +02:00
arm64/sysreg: Add ICH_HFGWTR_EL2
Add ICH_HFGWTR_EL2 register description to sysreg. Signed-off-by: Lorenzo Pieralisi <lpieralisi@kernel.org> Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com> Reviewed-by: Marc Zyngier <maz@kernel.org> Cc: Will Deacon <will@kernel.org> Cc: Catalin Marinas <catalin.marinas@arm.com> Cc: Marc Zyngier <maz@kernel.org> Acked-by: Catalin Marinas <catalin.marinas@arm.com> Link: https://lore.kernel.org/r/20250703-gicv5-host-v7-13-12e71f1b3528@kernel.org Signed-off-by: Marc Zyngier <maz@kernel.org>
This commit is contained in:
parent
2e00c5463f
commit
45d9f8e195
|
|
@ -4452,6 +4452,21 @@ Field 1 ICC_IDRn_EL1
|
|||
Field 0 ICC_APR_EL1
|
||||
EndSysreg
|
||||
|
||||
Sysreg ICH_HFGWTR_EL2 3 4 12 9 6
|
||||
Res0 63:21
|
||||
Field 20 ICC_PPI_ACTIVERn_EL1
|
||||
Field 19 ICC_PPI_PRIORITYRn_EL1
|
||||
Field 18 ICC_PPI_PENDRn_EL1
|
||||
Field 17 ICC_PPI_ENABLERn_EL1
|
||||
Res0 16:7
|
||||
Field 6 ICC_ICSR_EL1
|
||||
Field 5 ICC_PCR_EL1
|
||||
Res0 4:3
|
||||
Field 2 ICC_CR0_EL1
|
||||
Res0 1
|
||||
Field 0 ICC_APR_EL1
|
||||
EndSysreg
|
||||
|
||||
Sysreg ICH_HCR_EL2 3 4 12 11 0
|
||||
Res0 63:32
|
||||
Field 31:27 EOIcount
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user