mirror of
https://github.com/torvalds/linux.git
synced 2026-06-01 19:13:47 +02:00
Various minor cleanups for ARM DTS
Cleanup ARM DTS to remove dtschema validation errors. -----BEGIN PGP SIGNATURE----- iQJEBAABCgAuFiEE3dJiKD0RGyM7briowTdm5oaLg9cFAl9bm9EQHGtyemtAa2Vy bmVsLm9yZwAKCRDBN2bmhouD12dzD/47/WbgIVmg8XgKrfP+roRfQuRUFWfOHG4a uCpWv3HW/t1xdpcm2KG4NQhbmWTaO2eimybGQCaioxQRBBdqmL0a+qxgoaferxQn gmi3Wwb5J/NCtElPCg3OUVth0+/wJH+juXieWjOKVSHymv6/hnviJKUE2O1Rbc1V GkDueJgUyHwOapl1r1ctXl4BGTzZKh7+bIZSt3V+HQIWl5Fm1Do75YnJkSB3Pvfv uwSQMVajS8hmZOiYIMdX5KjiK/lZeACmDtQi/uOW9LWc6dpNYosAZTlWsBBPbK55 iBF6Ew/FBd7vC3xsMoI23QgCHsAx4mtFY0OKHkaaU9V7PlngJ/aIOCF2t1yVFmtq Du7KjR0zsRCABgnQVMKQ3CNY1cUJ+FE3hvDpeqljKHnufZW22YlPWi9wCXGwQiXW /Ih0DzOXBlQCDtoM5thEm1zxj5dys2gDZigECyX42NI7djG252QjyhJwiA8p3v7n RHzNMNnh5PYc8jyYPLR784IdTAuTHtvm38HkgW5wRJEAdAe6wXYHD9tUcudJOrhD NIh43/OLtCDpU7sOrfByyDo86EGrWLyiK0hEDS8df8gSL2gbnxbPU21lRAa8Y6zn UOuXCn00j02+/AMjx7G8iWWDXou8DX8OrmIt4LBKjyWLYZt0HCItuNCkTZMqOCGA Nzofpvn/Jg== =IfmG -----END PGP SIGNATURE----- Merge tag 'dt-schema-5.10' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux into arm/dt Various minor cleanups for ARM DTS Cleanup ARM DTS to remove dtschema validation errors. * tag 'dt-schema-5.10' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux: ARM: dts: alpine: Align GIC nodename with dtschema ARM: dts: zx: Align L2 cache-controller nodename with dtschema ARM: dts: tango: Align L2 cache-controller nodename with dtschema ARM: dts: spear: Align L2 cache-controller nodename with dtschema ARM: dts: qcom: Align L2 cache-controller nodename with dtschema ARM: dts: prima: Align L2 cache-controller nodename with dtschema Link: https://lore.kernel.org/r/20200911155509.1495-2-krzk@kernel.org Signed-off-by: Olof Johansson <olof@lixom.net>
This commit is contained in:
commit
439a95a044
|
|
@ -91,7 +91,7 @@ arch-timer {
|
|||
};
|
||||
|
||||
/* Interrupt Controller */
|
||||
gic: gic@fb001000 {
|
||||
gic: interrupt-controller@fb001000 {
|
||||
compatible = "arm,cortex-a15-gic";
|
||||
#interrupt-cells = <3>;
|
||||
#size-cells = <0>;
|
||||
|
|
|
|||
|
|
@ -50,7 +50,7 @@ axi {
|
|||
#size-cells = <1>;
|
||||
ranges = <0x40000000 0x40000000 0x80000000>;
|
||||
|
||||
l2-cache-controller@80040000 {
|
||||
cache-controller@80040000 {
|
||||
compatible = "arm,pl310-cache";
|
||||
reg = <0x80040000 0x1000>;
|
||||
interrupts = <59>;
|
||||
|
|
|
|||
|
|
@ -98,7 +98,7 @@ soc: soc {
|
|||
ranges;
|
||||
compatible = "simple-bus";
|
||||
|
||||
L2: l2-cache@2040000 {
|
||||
L2: cache-controller@2040000 {
|
||||
compatible = "arm,pl310-cache";
|
||||
reg = <0x02040000 0x1000>;
|
||||
arm,data-latency = <2 2 0>;
|
||||
|
|
|
|||
|
|
@ -43,7 +43,7 @@ pmu {
|
|||
0 7 0x04>;
|
||||
};
|
||||
|
||||
L2: l2-cache {
|
||||
L2: cache-controller {
|
||||
compatible = "arm,pl310-cache";
|
||||
reg = <0xed000000 0x1000>;
|
||||
cache-unified;
|
||||
|
|
|
|||
|
|
@ -51,7 +51,7 @@ gic: interrupt-controller@1000 {
|
|||
};
|
||||
};
|
||||
|
||||
l2cc: l2-cache-controller@20100000 {
|
||||
l2cc: cache-controller@20100000 {
|
||||
compatible = "arm,pl310-cache";
|
||||
reg = <0x20100000 0x1000>;
|
||||
cache-level = <2>;
|
||||
|
|
|
|||
|
|
@ -58,7 +58,7 @@ global_timer: timer@8000200 {
|
|||
clocks = <&topclk ZX296702_A9_PERIPHCLK>;
|
||||
};
|
||||
|
||||
l2cc: l2-cache-controller@c00000 {
|
||||
l2cc: cache-controller@c00000 {
|
||||
compatible = "arm,pl310-cache";
|
||||
reg = <0x00c00000 0x1000>;
|
||||
cache-unified;
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user