mirror of
https://github.com/torvalds/linux.git
synced 2026-10-12 21:31:03 +02:00
ASoC: sgtl5000: sort the register default table
reg_defaults must be sorted by ascending register address, as regcache_lookup_reg() locates entries in it with bsearch(). See commitfd80df352b("regcache: Add support for sorting defaults arrays"). SGTL5000_CHIP_SHORT_CTRL (0x003c) is listed before SGTL5000_CHIP_ANA_TEST2 (0x003a), which makes the former unreachable. regcache_reg_needs_sync() then cannot compare it against its default and reports that a sync is needed, so it is written to the device on every regcache_sync() even when it was never touched. Sort the table by register address. Fixes:29aa37cddf("ASoC: sgtl5000: Fix the cache handling") Cc: stable@vger.kernel.org Signed-off-by: Peter Ujfalusi <peter.ujfalusi@linux.intel.com> Link: https://patch.msgid.link/20260805122728.12362-2-peter.ujfalusi@linux.intel.com Signed-off-by: Mark Brown <broonie@kernel.org>
This commit is contained in:
parent
075b74841b
commit
437fbdeb60
|
|
@ -56,8 +56,8 @@ static const struct reg_default sgtl5000_reg_defaults[] = {
|
|||
{ SGTL5000_CHIP_PLL_CTRL, 0x5000 },
|
||||
{ SGTL5000_CHIP_CLK_TOP_CTRL, 0x0000 },
|
||||
{ SGTL5000_CHIP_ANA_STATUS, 0x0000 },
|
||||
{ SGTL5000_CHIP_SHORT_CTRL, 0x0000 },
|
||||
{ SGTL5000_CHIP_ANA_TEST2, 0x0000 },
|
||||
{ SGTL5000_CHIP_SHORT_CTRL, 0x0000 },
|
||||
{ SGTL5000_DAP_CTRL, 0x0000 },
|
||||
{ SGTL5000_DAP_PEQ, 0x0000 },
|
||||
{ SGTL5000_DAP_BASS_ENHANCE, 0x0040 },
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user