mirror of
https://github.com/torvalds/linux.git
synced 2026-05-29 17:43:52 +02:00
clk: sophgo: Add clock controller support for SG2044 SoC
Add clock driver and clock definition for SG2044 SoC. Reviewed-by: Chen Wang <unicorn_wang@outlook.com> Link: https://lore.kernel.org/r/20250418020325.421257-6-inochiama@gmail.com Signed-off-by: Inochi Amaoto <inochiama@gmail.com> Signed-off-by: Chen Wang <unicorn_wang@outlook.com> Signed-off-by: Chen Wang <wangchen20@iscas.ac.cn>
This commit is contained in:
parent
ff5240793b
commit
41b08610dd
|
|
@ -38,6 +38,15 @@ config CLK_SOPHGO_SG2042_RPGATE
|
|||
clock from Clock Generator IP as input.
|
||||
This driver provides Gate function for RP.
|
||||
|
||||
config CLK_SOPHGO_SG2044
|
||||
tristate "Sophgo SG2044 clock controller support"
|
||||
depends on ARCH_SOPHGO || COMPILE_TEST
|
||||
help
|
||||
This driver supports the clock controller on the Sophgo SG2044
|
||||
SoC. This controller requires mulitple PLL clock as input.
|
||||
This clock control provides PLL clocks and common clock function
|
||||
for various IPs on the SoC.
|
||||
|
||||
config CLK_SOPHGO_SG2044_PLL
|
||||
tristate "Sophgo SG2044 PLL clock controller support"
|
||||
depends on ARCH_SOPHGO || COMPILE_TEST
|
||||
|
|
|
|||
|
|
@ -9,4 +9,5 @@ clk-sophgo-cv1800-y += clk-cv18xx-pll.o
|
|||
obj-$(CONFIG_CLK_SOPHGO_SG2042_CLKGEN) += clk-sg2042-clkgen.o
|
||||
obj-$(CONFIG_CLK_SOPHGO_SG2042_PLL) += clk-sg2042-pll.o
|
||||
obj-$(CONFIG_CLK_SOPHGO_SG2042_RPGATE) += clk-sg2042-rpgate.o
|
||||
obj-$(CONFIG_CLK_SOPHGO_SG2044) += clk-sg2044.o
|
||||
obj-$(CONFIG_CLK_SOPHGO_SG2044_PLL) += clk-sg2044-pll.o
|
||||
|
|
|
|||
1812
drivers/clk/sophgo/clk-sg2044.c
Normal file
1812
drivers/clk/sophgo/clk-sg2044.c
Normal file
File diff suppressed because it is too large
Load Diff
Loading…
Reference in New Issue
Block a user