mirror of
https://github.com/torvalds/linux.git
synced 2026-06-04 20:46:48 +02:00
arm64: defconfig: enable Intel's eASIC N5X SoCFPGA and Keem Bay SoC
Enable in defconfig two Intel ARM64 architectures: the eASIC N5X SoCFPGA and Keem Bay SoC. This allows compile coverage when building default config. For the N5X (and Agilex) enable also DesignWare SPI controller in MMIO. Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org> Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
This commit is contained in:
parent
fe07bfda2f
commit
40f90f4763
|
|
@ -29,6 +29,7 @@ CONFIG_KALLSYMS_ALL=y
|
|||
CONFIG_PROFILING=y
|
||||
CONFIG_ARCH_ACTIONS=y
|
||||
CONFIG_ARCH_AGILEX=y
|
||||
CONFIG_ARCH_N5X=y
|
||||
CONFIG_ARCH_SUNXI=y
|
||||
CONFIG_ARCH_ALPINE=y
|
||||
CONFIG_ARCH_BCM2835=y
|
||||
|
|
@ -41,6 +42,7 @@ CONFIG_ARCH_K3=y
|
|||
CONFIG_ARCH_LAYERSCAPE=y
|
||||
CONFIG_ARCH_LG1K=y
|
||||
CONFIG_ARCH_HISI=y
|
||||
CONFIG_ARCH_KEEMBAY=y
|
||||
CONFIG_ARCH_MEDIATEK=y
|
||||
CONFIG_ARCH_MESON=y
|
||||
CONFIG_ARCH_MVEBU=y
|
||||
|
|
@ -465,6 +467,9 @@ CONFIG_SPI=y
|
|||
CONFIG_SPI_ARMADA_3700=y
|
||||
CONFIG_SPI_BCM2835=m
|
||||
CONFIG_SPI_BCM2835AUX=m
|
||||
CONFIG_SPI_DESIGNWARE=m
|
||||
CONFIG_SPI_DW_DMA=y
|
||||
CONFIG_SPI_DW_MMIO=m
|
||||
CONFIG_SPI_FSL_LPSPI=y
|
||||
CONFIG_SPI_FSL_QUADSPI=y
|
||||
CONFIG_SPI_NXP_FLEXSPI=y
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user