github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-06-08 14:42:37 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

mmc: sdhci-of-dwcmshc: optimize the clock processing for runtime PM

Browse Source 
1. Disable the interface clock output at runtime suspend and
enable it at runtime resume.
2. fix bug:
   [1476.144796][ T1281] mmc0: error -110 doing runtime resume
   [1476.204714][T24230] sdhci-dwcmshc fe2d0000.mmc: error -110 requesting status

Signed-off-by: Yifeng Zhao <yifeng.zhao@rock-chips.com>
Change-Id: I14ef9f8c723deda6fba81836d1a4c982e3580d54
This commit is contained in:
Yifeng Zhao 2022-08-22 19:30:08 +08:00 committed by Tao Huang
parent 0d2ccf6058
commit 40cb5c370f
1 changed files with 9 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

28
drivers/mmc/host/sdhci-of-dwcmshc.c
View File

@ -584,14 +584,11 @@ static int dwcmshc_resume(struct device *dev)
static int dwcmshc_runtime_suspend(struct device *dev)
{
struct sdhci_host *host = dev_get_drvdata(dev);
struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
struct dwcmshc_priv *priv = sdhci_pltfm_priv(pltfm_host);
u16 data;
priv->actual_clk = host->mmc->actual_clock;
sdhci_set_clock(host, 0);
priv->cclk_rate = clk_get_rate(pltfm_host->clk);
clk_set_rate(pltfm_host->clk, 24000000);
clk_bulk_disable_unprepare(ROCKCHIP_MAX_CLKS, priv->rockchip_clks);
data = sdhci_readw(host, SDHCI_CLOCK_CONTROL);
data &= ~SDHCI_CLOCK_CARD_EN;
sdhci_writew(host, data, SDHCI_CLOCK_CONTROL);
return 0;
}
@ -599,20 +596,13 @@ static int dwcmshc_runtime_suspend(struct device *dev)
static int dwcmshc_runtime_resume(struct device *dev)
{
struct sdhci_host *host = dev_get_drvdata(dev);
struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
struct dwcmshc_priv *priv = sdhci_pltfm_priv(pltfm_host);
int ret = 0;
u16 data;
clk_set_rate(pltfm_host->clk, priv->cclk_rate);
sdhci_set_clock(host, priv->actual_clk);
ret = clk_bulk_prepare_enable(ROCKCHIP_MAX_CLKS, priv->rockchip_clks);
/*
* DLL will not LOCK after frequency reduction,
* and it needs to be reconfigured.
*/
dwcmshc_rk_set_clock(host, priv->cclk_rate);
data = sdhci_readw(host, SDHCI_CLOCK_CONTROL);
data |= SDHCI_CLOCK_CARD_EN;
sdhci_writew(host, data, SDHCI_CLOCK_CONTROL);
return ret;
return 0;
}
#endif