github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-05-24 15:12:13 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

dt-bindings: Changes for v6.3-rc1

Browse Source 
Device tree files for 64-bit ARM Tegra SoCs have recently had to bump
 the #address-cells and #size-cells to 2 in order to support bus address
 translations across the entire device tree hierarchy. Explicitly allow
 this in DT schemas to prevent validation errors.
 -----BEGIN PGP SIGNATURE-----
 
 iQJHBAABCAAxFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAmPT+t8THHRyZWRpbmdA
 bnZpZGlhLmNvbQAKCRDdI6zXfz6zodtAD/982iXxB28/JExAo0Kj4t6qO7KIX6ot
 a0J0a8Vw8wYNb6KABvy2xJ/Qh4/h8L607VePI7yQ4Sqi/tZB8k6v627CGRRHnulK
 U64CIC+lvgPPTTHsRR8gbWO1L7va7KGGALCZQ9H7vLEUAqsu8YeRRVoXstQeL9P8
 l1FwGarHgrBe2vgBhtfSkSNgUBF3YD37oQef14WxtEFn+rREao0nbMLbI2P7c66Y
 GY2pqmy8XWE9YEmtknotDd4k/viFT+KjRqrDjw0yer8ejaG2Yb3oocjAg/FMMTpY
 erP4kqHFD9iNuD51GC75zGEOQieP+ljlMD6V7DxZm9qMRrPx69e11JKdqfgM0cEO
 Q3F6ecEBMXD918YUgORaH4CjokugA7HOkeAf6nIyoKr2CIU1jQgEcJUYMBoRG/X+
 NP4VIHceiEcli3hTP3jLfVGDXoW/EEb//G43fw2tNG26ykx7ihH5TGWOHxR71iBT
 Qhu+2A4L6EOrfVZdTyPYlVU3aTUh40rzhcjt3tTM+bjtjjlMt2+XgD2wRwKOxgrv
 kVwy607BDExuYeS4/K6fYTKesgXOpCTMC7Z6oFQ/d5PllWJr/RjbSvgWZALhvmRK
 hwLNi3HNFCYRkcPu8Ks+x0LJSno7zbxblEtLXtPB0FgcCtAAukcw+L/Vghydzelv
 Z20VJhK3yl2noA==
 =wVQZ
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmPX+ygACgkQmmx57+YA
 GNl64A/+OMHgtbL3kslG0f2FgSUfQZ944bCrdvS/IU/kA5Tedu78cnZOZi4XZWsO
 FqeIGjETNagiqVwihDwoJSXVHlZDWZP7UFHyoxmMaaORSEuwEkhLd5YLWW7BPktw
 l/BjW3jV1IGMH4rOWwbCdTL+f3Rd0W/fO6BpsG7kNsPxw4jZfwuLZ5q6TUz801ow
 nlKO/qMFNbdNAEE63k7DJsUAUHBT817TWr9nCHGH+Ok/sLOvR+6P7Kl5jkOThxNe
 IEHT/kEy0LIITN4AVUSnsHE+wcsmn8LlC1AGALTpg8IpER6vRnlhuwwdteSsh+V6
 dIWx44f1ntP3gmSYbB/KUxIWmqQwJsAFZvqiRet3CBNQtfnZXhB9CEYQrUlXDyNi
 tI92NI+SG5z8dgiJqvrn8lk4hplP2WGgJiRBhM2osxQMGQ3FzBac01sPlDuRGcRt
 NgjvoOc7krtsL9nHe3VmJfvSybpS020XVCuibLwbu7VbOQkBbAj8qbTLq/DQzb5l
 OCMaBgLXNN4TOjhn9KvX/MxmCWoKHZg8yENiW3PlxXR1248TMyo/HDx6nTBD0JyU
 Xc5UIxNRRkVmbtThq7caRjNR6VliKT4tziGsGUmZ/rAYnEepJl1T7t4sFoBpU0NT
 VtmSVsgXDZfj42c8S9bXaUi6Q0UMhqetu3uX7Ko7eBhv4Myz2HY=
 =AcTG
 -----END PGP SIGNATURE-----

Merge tag 'tegra-for-6.3-dt-bindings' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into arm/dt

dt-bindings: Changes for v6.3-rc1

Device tree files for 64-bit ARM Tegra SoCs have recently had to bump
the #address-cells and #size-cells to 2 in order to support bus address
translations across the entire device tree hierarchy. Explicitly allow
this in DT schemas to prevent validation errors.

* tag 'tegra-for-6.3-dt-bindings' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux:
  dt-bindings: tegra: Allow #{address,size}-cells = <2>

Link: https://lore.kernel.org/r/20230127163719.460954-1-thierry.reding@gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
Arnd Bergmann 2023-01-30 18:15:19 +01:00
commit 3fb0520dcc
4 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
Documentation/devicetree/bindings/bus/nvidia,tegra210-aconnect.yaml
View File

@ -40,10 +40,10 @@ properties:
maxItems: 1
"#address-cells":
const: 1
enum: [ 1, 2 ]
"#size-cells":
const: 1
enum: [ 1, 2 ]
ranges: true

4
Documentation/devicetree/bindings/display/tegra/nvidia,tegra186-display.yaml
View File

@ -20,10 +20,10 @@ properties:
- nvidia,tegra194-display
'#address-cells':
const: 1
enum: [ 1, 2 ]
'#size-cells':
const: 1
enum: [ 1, 2 ]
reg:
maxItems: 1

4
Documentation/devicetree/bindings/sound/nvidia,tegra210-ahub.yaml
View File

@ -50,10 +50,10 @@ properties:
maxItems: 1
"#address-cells":
const: 1
enum: [ 1, 2 ]
"#size-cells":
const: 1
enum: [ 1, 2 ]
ranges: true

4
Documentation/devicetree/bindings/sound/nvidia,tegra210-ope.yaml
View File

@ -34,10 +34,10 @@ properties:
maxItems: 1
"#address-cells":
const: 1
enum: [ 1, 2 ]
"#size-cells":
const: 1
enum: [ 1, 2 ]
ranges: true