github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-09-22 12:44:03 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

iommu/arm-smmu: Add ACTLR data and support for qcom_smmu_500

Browse Source 
Add ACTLR data table for qcom_smmu_500 including corresponding data
entry and set prefetch value by way of a list of compatible strings.

Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Signed-off-by: Bibek Kumar Patro <quic_bibekkum@quicinc.com>
Link: https://lore.kernel.org/r/20241212151402.159102-6-quic_bibekkum@quicinc.com
Signed-off-by: Will Deacon <will@kernel.org>
This commit is contained in:
Bibek Kumar Patro 2024-12-12 20:44:02 +05:30 committed by Will Deacon
parent 9fe18d825a
commit 3e35c3e725
1 changed files with 33 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

33
drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c
View File

@ -16,8 +16,40 @@
#define QCOM_DUMMY_VAL -1 #define QCOM_DUMMY_VAL -1
/*
* SMMU-500 TRM defines BIT(0) as CMTLB (Enable context caching in the
* macro TLB) and BIT(1) as CPRE (Enable context caching in the prefetch
* buffer). The remaining bits are implementation defined and vary across
* SoCs.
*/
#define CPRE (1 << 1)
#define CMTLB (1 << 0)
#define PREFETCH_SHIFT 8
#define PREFETCH_DEFAULT 0
#define PREFETCH_SHALLOW (1 << PREFETCH_SHIFT)
#define PREFETCH_MODERATE (2 << PREFETCH_SHIFT)
#define PREFETCH_DEEP (3 << PREFETCH_SHIFT)
#define GFX_ACTLR_PRR (1 << 5) #define GFX_ACTLR_PRR (1 << 5)
static const struct of_device_id qcom_smmu_actlr_client_of_match[] = {
{ .compatible = "qcom,adreno",
.data = (const void *) (PREFETCH_DEEP | CPRE | CMTLB) },
{ .compatible = "qcom,adreno-gmu",
.data = (const void *) (PREFETCH_DEEP | CPRE | CMTLB) },
{ .compatible = "qcom,adreno-smmu",
.data = (const void *) (PREFETCH_DEEP | CPRE | CMTLB) },
{ .compatible = "qcom,fastrpc",
.data = (const void *) (PREFETCH_DEEP | CPRE | CMTLB) },
{ .compatible = "qcom,sc7280-mdss",
.data = (const void *) (PREFETCH_SHALLOW | CPRE | CMTLB) },
{ .compatible = "qcom,sc7280-venus",
.data = (const void *) (PREFETCH_SHALLOW | CPRE | CMTLB) },
{ .compatible = "qcom,sm8550-mdss",
.data = (const void *) (PREFETCH_DEFAULT | CMTLB) },
{ }
};
static struct qcom_smmu *to_qcom_smmu(struct arm_smmu_device *smmu) static struct qcom_smmu *to_qcom_smmu(struct arm_smmu_device *smmu)
{ {
return container_of(smmu, struct qcom_smmu, smmu); return container_of(smmu, struct qcom_smmu, smmu);
@ -635,6 +667,7 @@ static const struct qcom_smmu_match_data qcom_smmu_500_impl0_data = {
.impl = &qcom_smmu_500_impl, .impl = &qcom_smmu_500_impl,
.adreno_impl = &qcom_adreno_smmu_500_impl, .adreno_impl = &qcom_adreno_smmu_500_impl,
.cfg = &qcom_smmu_impl0_cfg, .cfg = &qcom_smmu_impl0_cfg,
.client_match = qcom_smmu_actlr_client_of_match,
}; };
/* /*