mirror of
https://github.com/torvalds/linux.git
synced 2026-11-06 21:58:01 +01:00
drm/mediatek: mtk_hdmi_v2: fix VID_DOWNSAMPLE_CONFIG register offset
According to the datasheet, VID_DOWNSAMPLE_CONFIG is at offset 0x8f0;
0x8d0 is the VID_CSC_COEFF_0 register.
Fixes: 8d0f798862 ("drm/mediatek: Introduce HDMI/DDC v2 for MT8195/MT8188")
Signed-off-by: Julien Stephan <jstephan@baylibre.com>
Reviewed-by: Louis-Alexis Eyraud <louisalexis.eyraud@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Link: https://patchwork.kernel.org/project/linux-mediatek/patch/20260828-mtk-hdmi-v2-fix-register-offset-v1-1-118ad5d7ebe3@baylibre.com/
Signed-off-by: Chun-Kuang Hu <chunkuang.hu@kernel.org>
This commit is contained in:
parent
bce7698e2e
commit
3e292c56bf
|
|
@ -173,7 +173,7 @@
|
|||
#define TPI_AUDIO_LOOKUP_EN BIT(2)
|
||||
|
||||
/* Video downsampling configuration */
|
||||
#define VID_DOWNSAMPLE_CONFIG 0x8d0
|
||||
#define VID_DOWNSAMPLE_CONFIG 0x8f0
|
||||
#define C444_C422_CONFIG_ENABLE BIT(0)
|
||||
#define C422_C420_CONFIG_ENABLE BIT(4)
|
||||
#define C422_C420_CONFIG_BYPASS BIT(5)
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user