mirror of
https://github.com/torvalds/linux.git
synced 2026-06-01 11:03:43 +02:00
drm/amd/display: allow 256B DCC max compressed block sizes on gfx12
The hw supports it. Signed-off-by: Marek Olšák <marek.olsak@amd.com> Acked-by: Alex Deucher <alexander.deucher@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
236f475d29
commit
3855f1d925
|
|
@ -122,9 +122,10 @@
|
|||
* - 3.60.0 - Add AMDGPU_TILING_GFX12_DCC_WRITE_COMPRESS_DISABLE (Vulkan requirement)
|
||||
* - 3.61.0 - Contains fix for RV/PCO compute queues
|
||||
* - 3.62.0 - Add AMDGPU_IDS_FLAGS_MODE_PF, AMDGPU_IDS_FLAGS_MODE_VF & AMDGPU_IDS_FLAGS_MODE_PT
|
||||
* - 3.63.0 - GFX12 display DCC supports 256B max compressed block size
|
||||
*/
|
||||
#define KMS_DRIVER_MAJOR 3
|
||||
#define KMS_DRIVER_MINOR 62
|
||||
#define KMS_DRIVER_MINOR 63
|
||||
#define KMS_DRIVER_PATCHLEVEL 0
|
||||
|
||||
/*
|
||||
|
|
|
|||
|
|
@ -700,7 +700,7 @@ static void amdgpu_dm_plane_add_gfx12_modifiers(struct amdgpu_device *adev,
|
|||
uint64_t mod_4k = ver | AMD_FMT_MOD_SET(TILE, AMD_FMT_MOD_TILE_GFX12_4K_2D);
|
||||
uint64_t mod_256b = ver | AMD_FMT_MOD_SET(TILE, AMD_FMT_MOD_TILE_GFX12_256B_2D);
|
||||
uint64_t dcc = ver | AMD_FMT_MOD_SET(DCC, 1);
|
||||
uint8_t max_comp_block[] = {1, 0};
|
||||
uint8_t max_comp_block[] = {2, 1, 0};
|
||||
uint64_t max_comp_block_mod[ARRAY_SIZE(max_comp_block)] = {0};
|
||||
uint8_t i = 0, j = 0;
|
||||
uint64_t gfx12_modifiers[] = {mod_256k, mod_64k, mod_4k, mod_256b, DRM_FORMAT_MOD_LINEAR};
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user